Datasheet > 存储 > FIFO> IDT72801L25TF

IDT72801L25TF

更新时间： 2024-02-12 07:25:23

品牌	Logo	应用领域
艾迪悌 - IDT		先进先出芯片
页数	文件大小	规格书
16页	158K
描述
DUAL CMOS SyncFIFO

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

IDT72801L25TF 数据手册

IDT72801

IDT72811

IDT72821

IDT72831

IDT72841

IDT72851

DUAL CMOS SyncFIFO™

DUAL 256 x 9, DUAL 512 x 9,

DUAL 1,024 x 9, DUAL 2,048 x 9,

DUAL 4,096 x 9, DUAL 8,192 x 9

Eachofthe twoFIFOs (designatedFIFOAandFIFOB)containedinthe

IDT72801/72811/72821/72831/72841/72851hasa9-bitinputdataport(DA0

-DA8,DB0-DB8)anda9-bitoutputdataport(QA0-QA8,QB0-QB8).Each

inputportiscontrolledbyafree-runningclock(WCLKA,WCLKB),andtwoWrite

Enablepins(WENA1,WENA2,WENB1,WENB2). Dataiswrittenintoeachof

thetwoarraysoneveryrisingclockedgeoftheWriteClock(WCLKA,WCLKB)

whenthe appropriate write enable pins are asserted.

ꢀEATURES:

•

The IDT72801 is equivalent to two IDT72201 256 x 9 FIFOs

The IDT72811 is equivalent to two IDT72211 512 x 9 FIFOs

The IDT72821 is equivalent to two IDT72221 1,024 x 9 FIFOs

The IDT72831 is equivalent to two IDT72231 2,048 x 9 FIFOs

The IDT72841 is equivalent to two IDT72241 4,096 x 9 FIFOs

The IDT72851 is equivalent to two IDT72251 8,192 x 9 FIFOs

TheoutputportofeachFIFObankiscontrolledbyitsassociated clockpin

(RCLKA, RCLKB) and two Read Enable pins (RENA1, RENA2, RENB1,

RENB2).TheReadClockcanbetiedtotheWriteClockforsingleclockoperation

orthetwoclockscanrunasynchronousofoneanotherfordualclockoperation.

An Output Enable pin (OEA, OEB) is provided on the read port of each FIFO

forthree-stateoutputcontrol.

• Offers optimal combination of large capacity, high speed,

design flexibility and small footprint

• Ideal for prioritization, bidirectional, and width expansion

applications

• 10 ns read/write cycle time for the IDT72801/72811/72821/72831/

72841 (excluding the IDT72851)

EachofthetwoFIFOshastwofixedflags,Empty(EFA,EFB)andFull(FFA,

FFB). Twoprogrammableflags,Almost-Empty(PAEA,PAEB)andAlmost-Full

(PAFA,PAFB),areprovidedforeachFIFObanktoimprovememoryutilization.

Ifnotprogrammed,theprogrammableflagsdefaulttoempty+7forPAEAand

PAEB, and full-7 for PAFA and PAFB.

TheIDT72801/72811/72821/72831/72841/72851architecturelendsitself

tomanyflexibleconfigurationssuchas:

• 2-levelprioritydatabuffering

• 15 ns read/write cycle time for the IDT72851

• Separate control lines and data lines for each FIFO

• Separate Empty, Full, Programmable Almost-Empty and Almost-

Full flags for each FIFO

• Enable puts output data lines in high-impedance state

• Space-saving 64-pin Thin Quad Flat Pack (TQFP) and Slim Thin

Quad Flatpack (STQFP)

•

Industrial temperature range (–40°C to +85°C) is available

• Bidirectional operation

• Width expansion

• Depthexpansion

These FIFOs is fabricated using IDT's high-performance submicron

CMOS technology.

DESCRIPTION:

TheIDT72801/72811/72821/72831/72841/72851aredualsynchronous

(clocked)FIFOs. ThedeviceisfunctionallyequivalenttotwoIDT72201/72211/

72221/72231/72241/72251 FIFOs in a single package with all associated

control,data,andflaglinesassignedtoseparatepins.

ꢀUNCTIONAL BLOCK DIAGRAM

EFA

WCLKB

PAEA

PAFA

FFA

WCLKA

WENA1

WENA2

WENB1

DA0 - DA8

DB0 - DB8

LDA

LDB

WENB2

INPUT REGISTER

OFFSET REGISTER

INPUT REGISTER

EFB

FLAG

LOGIC

WRITE CONTROL

LOGIC

FLAG

LOGIC

WRITE CONTROL

LOGIC

PAEB

PAFB

FFB

RAM ARRAY

256 x 9, 512 x 9,

1024 x 9, 2048 x 9,

4096 x 9, 8192 x 9

RAM ARRAY

256 x 9, 512 x 9,

1024 x 9, 2048 x 9,

4096 x 9, 8192 x 9

WRITE POINTER

READ POINTER

WRITE POINTER

READ CONTROL

LOGIC

READ CONTROL

LOGIC

OUTPUT REGISTER

RESET LOGIC

RCLKB

RSA

RSB

OEA

OEB

RCLKA

RENA1

RENA2

RENB1

QB0 - QB8

QA0 - QA8

RENB2

3034 drw 01

SyncFIFO is a trademark and the IDT logo is a registered trademark of Integrated Device Technology, Inc.

COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGE

APRIL 2001

2001 Integrated Device Technology, Inc.

DSC-3034/1

12 3 4 5 6 7...16

中文翻译

下载PDF

与IDT72801L25TF相关器件

型号	品牌	获取价格	描述	数据表
IDT72801L25TF8	IDT	获取价格	FIFO, 256X9, 15ns, Synchronous, CMOS, PQFP64, SLIM, TQFP-64
IDT72801L25TFGI8	IDT	获取价格	FIFO, 256X9, 15ns, Synchronous, CMOS, PQFP64, SLIM, TQFP-64
IDT72801L25TFI	IDT	获取价格	DUAL CMOS SyncFIFO
IDT72801L25TFI8	IDT	获取价格	FIFO, 256X9, 15ns, Synchronous, CMOS, PQFP64, SLIM, TQFP-64
IDT72801L25TFI9	IDT	获取价格	FIFO, 256X9, 15ns, Synchronous, CMOS, PQFP64, SLIM, TQFP-64
IDT72801L25TFISCDS-W	IDT	获取价格	FIFO, 256X9, 15ns, Synchronous, CMOS, PQFP64, STQFP-64
IDT72801L25TFSCDS-W	IDT	获取价格	FIFO, 256X9, 15ns, Synchronous, CMOS, PQFP64, STQFP-64
IDT72801L35PF	IDT	获取价格	DUAL CMOS SyncFIFO
IDT72801L35PFSCDS-W	ETC	获取价格	x9 Synchronous FIFO
IDT72801L35TFSCDS-W	ETC	获取价格	x9 Synchronous FIFO

与IDT72801L25TF相关文章

压敏电阻器在直流电路中的过压保护应用探讨
2024-06-07

2
电感耐压值及其与电感大小的关系
2024-06-07

5
CNY17F光耦合器：特性、应用、封装、引脚功能及替换型号解析
2024-06-07

4
DS1307资料解析：特性、引脚说明、替代推荐
2024-06-07

3

产品中心

服务支持

精选活动

关于我们

帮助中心

IDT72801L25TF

IDT72801L25TF 数据手册

与IDT72801L25TF相关器件

与IDT72801L25TF相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

IDT72801L25TF

IDT72801L25TF 数据手册

与IDT72801L25TF相关器件

与IDT72801L25TF相关文章

您还可以找

您在本页遇到什么问题？