Datasheet > IDT72245LB50PF

IDT72245LB50PF

更新时间： 2024-11-15 23:01:15

品牌	Logo	应用领域
艾迪悌 - IDT		先进先出芯片
页数	文件大小	规格书
16页	185K
描述
CMOS SyncFIFOO 256 x 18, 512 x 18, 1024 x 18, 2048 x 18 and 4096 x 18

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

IDT72245LB50PF 技术参数

是否Rohs认证：	不符合	生命周期：	Obsolete
零件包装代码：	QFP	包装说明：	LQFP, QFP64,.66SQ,32
针数：	64	Reach Compliance Code：	not_compliant
ECCN代码：	EAR99	HTS代码：	8542.32.00.71
风险等级：	5.77	最长访问时间：	25 ns
最大时钟频率 (fCLK)：	20 MHz	周期时间：	50 ns
JESD-30 代码：	S-PQFP-G64	JESD-609代码：	e0
长度：	14 mm	内存密度：	73728 bit
内存集成电路类型：	OTHER FIFO	内存宽度：	18
湿度敏感等级：	3	功能数量：	1
端子数量：	64	字数：	4096 words
字数代码：	4000	工作模式：	SYNCHRONOUS
最高工作温度：	70 °C	最低工作温度：
组织：	4KX18	输出特性：	3-STATE
可输出：	YES	封装主体材料：	PLASTIC/EPOXY
封装代码：	LQFP	封装等效代码：	QFP64,.66SQ,32
封装形状：	SQUARE	封装形式：	FLATPACK, LOW PROFILE
并行/串行：	PARALLEL	电源：	5 V
认证状态：	Not Qualified	座面最大高度：	1.6 mm
最大待机电流：	0.07 A	子类别：	FIFOs
最大压摆率：	0.2 mA	最大供电电压 (Vsup)：	5.5 V
最小供电电压 (Vsup)：	4.5 V	标称供电电压 (Vsup)：	5 V
表面贴装：	YES	技术：	CMOS
温度等级：	COMMERCIAL	端子面层：	Tin/Lead (Sn85Pb15)
端子形式：	GULL WING	端子节距：	0.8 mm
端子位置：	QUAD	宽度：	14 mm
Base Number Matches：	1

IDT72245LB50PF 数据手册

IDT72205LB/72215LB/72225LB/72235LB/72245LB CMOS SyncFIFO™

256 x 18-BIT, 512 x 18, 1,024 x 18, 2,048 x 18 and 4,096 x 18

Commercial And Industrial Temperature Ranges

IDT72205LB

IDT72215LB

IDT72225LB

IDT72235LB

IDT72245LB

CMOS SyncFIFO™

256 x 18, 512 x 18, 1,024 x 18,

2,048 x 18 and 4,096 x 18

Integrated Device Technology, Inc.

are applicable for a wide variety of data buffering needs, such

as optical disk controllers, Local Area Networks (LANs), and

interprocessor communication.

FEATURES:

• 256 x 18-bit organization array (IDT72205LB)

• 512 x 18-bit organization array (IDT72215LB)

• 1,024 x 18-bit organization array (IDT72225LB)

• 2,048 x 18-bit organization array (IDT72235LB)

• 4,096 x 18-bit organization array (IDT72245LB)

• 10 ns read/write cycle time

• Empty and Full flags signal FIFO status

• Easily expandable in depth and width

• Asynchronous or coincident read and write clocks

• Programmable Almost-Empty and Almost-Full flags with

default settings

These FIFOs have 18-bit input and output ports. The input

port is controlled by a free-running clock (WCLK), and an input

enable pin (WEN). Data is read into the synchronous FIFO on

everyclockwhenWEN isasserted.Theoutputportiscontrolled

byanotherclockpin(RCLK)andanotherenablepin(REN).The

read clock can be tied to the write clock for single clock

operation or the two clocks can run asynchronous of one

another for dual-clock operation. An Output Enable pin (OE) is

provided on the read port for three-state control of the output.

ThesynchronousFIFOshavetwofixedflags,Empty(EF)and

Full (FF), and two programmable flags, Almost-Empty (PAE)

and Almost-Full (PAF). The offset loading of the programmable

flags is controlled by a simple state machine, and is initiated by

asserting the Load pin (LD). A Half-Full flag (HF) is available

when the FIFO is used in a single device configuration.

These devices are depth expandable using a Daisy-Chain

technique. The XI and XO pins are used to expand the FIFOs.

In depth expansion configuration, FL is grounded on the first

deviceandsettoHIGHforallotherdevicesintheDaisyChain.

TheIDT72205LB/72215LB/72225LB/72235LB/72245LBis

fabricated using IDT’s high-speed submicron CMOS technol-

ogy.

• Half-Full flag capability

• Dual-Port zero fall-through time architecture

• Output enable puts output data bus in high-impedance

state

• High-performance submicron CMOS technology

• Available in a 64-lead thin quad flatpack (TQFP/STQFP)

and plastic leaded chip carrier (PLCC)

• Industrial temperature range (–40^°C to +85^°C) is available

DESCRIPTION:

The IDT72205LB/72215LB/72225LB/72235LB/72245LB

are very high-speed, low-power First-In, First-Out (FIFO)

memories with clocked read and write controls. These FIFOs

FUNCTIONAL BLOCK DIAGRAM

WCLK

D0-D17

INPUT REGISTER

OFFSET REGISTER

FLAG

WRITE CONTROL

LOGIC

•

LOGIC

RAM ARRAY

256 x 18, 512 x 18

1,024 x 18, 2,048 x 18

4,096 x 18

)

READ POINTER

WRITE POINTER

•

READ CONTROL

LOGIC

EXPANSION LOGIC

(

OUTPUT REGISTER

RESET LOGIC

2766 drw 01

RCLK

Q0-Q17

SyncFIFO is a trademark and the IDT logo is a registered trademark of Integrated Device Technology, Inc

COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES

MAY 2000

DSC-2766/-

For latest information contact IDT's web site at www.idt.com or fax-on-demand at 408-492-8391.

12 3 4 5 6 7...16

中文翻译

下载PDF

与IDT72245LB50PF相关器件

型号	品牌	获取价格	描述	数据表
IDT72245LB50PFB	IDT	获取价格	CMOS SyncFIFOO 256 x 18, 512 x 18, 1024 x 18, 2048 x 18 and 4096 x 18
IDT72245LB50TF	IDT	获取价格	CMOS SyncFIFOO 256 x 18, 512 x 18, 1024 x 18, 2048 x 18 and 4096 x 18
IDT72245LB50TFB	IDT	获取价格	CMOS SyncFIFOO 256 x 18, 512 x 18, 1024 x 18, 2048 x 18 and 4096 x 18
IDT72251	IDT	获取价格	CMOS SyncFIFOO 8192 X 9
IDT72251L10J	IDT	获取价格	CMOS SyncFIFOO 64 X 9, 256 x 9, 512 x 9, 1024 X 9, 2048 X 9 and 4096 x 9
IDT72251L10JI	IDT	获取价格	CMOS SyncFIFOO 64 X 9, 256 x 9, 512 x 9, 1024 X 9, 2048 X 9 and 4096 x 9
IDT72251L10PF	IDT	获取价格	CMOS SyncFIFOO 64 X 9, 256 x 9, 512 x 9, 1024 X 9, 2048 X 9 and 4096 x 9
IDT72251L10PFG	IDT	获取价格	暂无描述
IDT72251L10PFI	IDT	获取价格	CMOS SyncFIFOO 64 X 9, 256 x 9, 512 x 9, 1024 X 9, 2048 X 9 and 4096 x 9
IDT72251L15J	IDT	获取价格	CMOS SyncFIFOO 8192 X 9

与IDT72245LB50PF相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

15
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

8
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

36
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

31

产品中心

服务支持

精选活动

关于我们

帮助中心

IDT72245LB50PF

IDT72245LB50PF 技术参数

IDT72245LB50PF 数据手册

与IDT72245LB50PF相关器件

与IDT72245LB50PF相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

IDT72245LB50PF

IDT72245LB50PF 技术参数

IDT72245LB50PF 数据手册

与IDT72245LB50PF相关器件

与IDT72245LB50PF相关文章

您还可以找

您在本页遇到什么问题？