Datasheet > 存储 > SRAM> IDT7143LA55JB

IDT7143LA55JB

更新时间： 2024-11-25 22:17:27

品牌	Logo	应用领域
艾迪悌 - IDT		/
页数	文件大小	规格书
16页	141K
描述
HIGH-SPEED 2K x 16 CMOS DUAL-PORT STATIC RAMS

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

IDT7143LA55JB 技术参数

是否Rohs认证：	不符合	生命周期：	Obsolete
零件包装代码：	LCC	包装说明：	QCCJ, LDCC68,1.0SQ
针数：	68	Reach Compliance Code：	not_compliant
ECCN代码：	3A001.A.2.C	HTS代码：	8542.32.00.41
风险等级：	5.1	Base Number Matches：	1

IDT7143LA55JB 数据手册

IDT7133SA/LA

IDT7143SA/LA

HIGH SPEED

2K X 16 DUAL-PORT

SRAM

Features

◆

High-speed access

BUSY output flag on IDT7133; BUSY input on IDT7143

Fully asynchronous operation from either port

◆

–

Military:25/35/45/55/70/90ns(max.)

Industrial:25/35/55ns(max.)

Commercial:20/25/35/45/55/70/90ns(max.)

Battery backup operation–2V data retention

TTL-compatible; single 5V (±10%) power supply

Available in 68-pin ceramic PGA, Flatpack, PLCC and 100-

pin TQFP

Military product compliant to MIL-PRF-38535 QML

Industrial temperature range (–40°C to +85°C) is available

for selected speeds

◆

Low-power operation

–

IDT7133/43SA

◆

Active:1150mW(typ.)

Standby: 5mW (typ.)

IDT7133/43LA

–

Active:1050mW(typ.)

Standby: 1mW (typ.)

Versatile control for write: separate write control for lower

and upper byte of each port

MASTER IDT7133 easily expands data bus width to 32 bits

or more using SLAVE IDT7143

On-chip port arbitration logic (IDT7133 only)

Description

◆

The IDT7133/7143 are high-speed 2K x 16 Dual-Port Static RAMs.

The IDT7133is designedtobe usedas a stand-alone 16-bitDual-Port

RAM or as a “MASTER” Dual-Port RAM together with the IDT7143

“SLAVE” Dual-Port in 32-bit-or-more word width systems. Using the

IDT MASTER/SLAVE Dual-Port RAM approach in 32-bit-or-wider

Functional Block Diagram

R/W^RUB

CER

R/WLUB

CE^L

R/WLLB

OEL

R/WRLB

OER

I/O8R - I/O15R

I/O0R - I/O7R

I/O8L - I/O15L

I/O0L - I/O7L

I/O

CONTROL

I/O

CONTROL

(1)

BUSY^R

BUSYL

A10R

A10L

MEMORY

ARRAY

ADDRESS

DECODER

ADDRESS

DECODER

A0L

A^0R

ARBITRATION

LOGIC

CER

CEL

(IDT7133 ONLY)

2746 drw 01

NOTE:

1. IDT7133 (MASTER): BUSY is open drain output and requires pull-up resistor.

IDT7143 (SLAVE): BUSY is input.

JUNE 2000

DSC 2746/11

12 3 4 5 6 7...16

中文翻译

下载PDF

与IDT7143LA55JB相关器件

型号	品牌	获取价格	描述	数据表
IDT7143LA55JG	IDT	获取价格	Dual-Port SRAM, 2KX16, 55ns, CMOS, PQCC68, 0.950 X 0.950 INCH, 0.170 INCH HEIGHT, GREEN, P
IDT7143LA55JI	IDT	获取价格	HIGH-SPEED 2K x 16 CMOS DUAL-PORT STATIC RAMS
IDT7143LA55PF	IDT	获取价格	HIGH-SPEED 2K x 16 CMOS DUAL-PORT STATIC RAMS
IDT7143LA55PFB	IDT	获取价格	HIGH-SPEED 2K x 16 CMOS DUAL-PORT STATIC RAMS
IDT7143LA55PFG	IDT	获取价格	暂无描述
IDT7143LA55PFGI	IDT	获取价格	Dual-Port SRAM, 2KX16, 55ns, CMOS, PQFP100, 14 X 14 MM, 1.40 MM HEIGHT, GREEN, TQFP-100
IDT7143LA55PFI	IDT	获取价格	HIGH-SPEED 2K x 16 CMOS DUAL-PORT STATIC RAMS
IDT7143LA55PG	IDT	获取价格	Multi-Port SRAM, 2KX16, 55ns, CMOS, PPGA68, PLASTIC, PGA-68
IDT7143LA55PN	ETC	获取价格	x16 Dual-Port SRAM
IDT7143LA70F	IDT	获取价格	HIGH-SPEED 2K x 16 CMOS DUAL-PORT STATIC RAMS

与IDT7143LA55JB相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

45
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

34
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

62
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

59

产品中心

服务支持

精选活动

关于我们

帮助中心

IDT7143LA55JB

IDT7143LA55JB 技术参数

IDT7143LA55JB 数据手册

与IDT7143LA55JB相关器件

与IDT7143LA55JB相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

IDT7143LA55JB

IDT7143LA55JB 技术参数

IDT7143LA55JB 数据手册

与IDT7143LA55JB相关器件

与IDT7143LA55JB相关文章

您还可以找

您在本页遇到什么问题？