5秒后页面跳转
IDT5T9010BBGI8 PDF预览

IDT5T9010BBGI8

更新时间: 2024-02-23 00:57:49
品牌 Logo 应用领域
艾迪悌 - IDT 驱动逻辑集成电路
页数 文件大小 规格书
23页 168K
描述
PLL Based Clock Driver, 5T Series, 5 True Output(s), 0 Inverted Output(s), PBGA144, LEAD FREE, PLASTIC, BGA-144

IDT5T9010BBGI8 技术参数

是否无铅:不含铅是否Rohs认证:符合
生命周期:Obsolete零件包装代码:BGA
包装说明:BGA, BGA144,12X12,40针数:144
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.84Is Samacsys:N
系列:5T输入调节:DIFFERENTIAL MUX
JESD-30 代码:S-PBGA-B144JESD-609代码:e1
长度:13 mm逻辑集成电路类型:PLL BASED CLOCK DRIVER
最大I(ol):0.008 A湿度敏感等级:3
功能数量:1反相输出次数:
端子数量:144实输出次数:5
最高工作温度:85 °C最低工作温度:-40 °C
输出特性:3-STATE封装主体材料:PLASTIC/EPOXY
封装代码:BGA封装等效代码:BGA144,12X12,40
封装形状:SQUARE封装形式:GRID ARRAY
峰值回流温度(摄氏度):260电源:1.5/2.5,2.5 V
认证状态:Not QualifiedSame Edge Skew-Max(tskwd):0.1 ns
座面最大高度:1.97 mm子类别:Clock Drivers
最大供电电压 (Vsup):2.7 V最小供电电压 (Vsup):2.3 V
标称供电电压 (Vsup):2.5 V表面贴装:YES
温度等级:INDUSTRIAL端子面层:Tin/Silver/Copper (Sn/Ag/Cu)
端子形式:BALL端子节距:1 mm
端子位置:BOTTOM处于峰值回流温度下的最长时间:30
宽度:13 mm最小 fmax:250 MHz
Base Number Matches:1

IDT5T9010BBGI8 数据手册

 浏览型号IDT5T9010BBGI8的Datasheet PDF文件第4页浏览型号IDT5T9010BBGI8的Datasheet PDF文件第5页浏览型号IDT5T9010BBGI8的Datasheet PDF文件第6页浏览型号IDT5T9010BBGI8的Datasheet PDF文件第8页浏览型号IDT5T9010BBGI8的Datasheet PDF文件第9页浏览型号IDT5T9010BBGI8的Datasheet PDF文件第10页 
IDT5T9010  
INDUSTRIALTEMPERATURERANGE  
2.5VPROGRAMMABLESKEWPLLCLOCKDRIVER TERACLOCK  
INPUT/OUTPUTSELECTION(1)  
Input  
Output  
Input  
Output  
2.5V LVTTL SE  
1.8V LVTTL SE  
2.5V LVTTL DSE  
1.8V LVTTL DSE  
LVEPECL DSE  
eHSTL DSE  
eHSTL  
2.5V LVTTL SE  
1.8V LVTTL SE  
2.5V LVTTL DSE  
1.8V LVTTL DSE  
LVEPECL DSE  
eHSTL DSE  
2.5VLVTTL  
HSTL DSE  
HSTL DSE  
2.5VLVTTLDIF  
1.8VLVTTLDIF  
LVEPECL DIF  
eHSTL DIF  
2.5VLVTTLDIF  
1.8VLVTTLDIF  
LVEPECL DIF  
eHSTL DIF  
HSTL DIF  
HSTL DIF  
2.5V LVTTL SE  
1.8V LVTTL SE  
2.5V LVTTL DSE  
1.8V LVTTL DSE  
LVEPECL DSE  
eHSTL DSE  
HSTL  
2.5V LVTTL SE  
1.8V LVTTL SE  
2.5V LVTTL DSE  
1.8V LVTTL DSE  
LVEPECL DSE  
eHSTL DSE  
1.8VLVTTL  
HSTL DSE  
HSTL DSE  
2.5VLVTTLDIF  
1.8VLVTTLDIF  
LVEPECL DIF  
eHSTL DIF  
2.5VLVTTLDIF  
1.8VLVTTLDIF  
LVEPECL DIF  
eHSTL DIF  
HSTL DIF  
HSTL DIF  
NOTE:  
1. The INPUT/OUTPUT SELECTION Table describes the total possible combinations of input and output interfaces. Single-Ended (SE) inputs in a single-ended mode require the  
REF[1:0] /VREF[1:0] and FB/VREF2 pins to be left floating. Differential Single-Ended (DSE) is for single-ended operation in differential mode, requiring VREF[1:0] and VREF2. Differential  
(DIF) inputs are used only in differential mode.  
DCELECTRICALCHARACTERISTICSOVEROPERATINGRANGE  
Symbol  
VIHH  
Parameter  
Test Conditions  
Min.  
Max  
Unit  
V
(1)  
Input HIGH Voltage Level  
3-Level Inputs Only  
3-Level Inputs Only  
3-Level Inputs Only  
VIN = VDD  
VDD – 0.4  
(1)  
VIMM  
InputMIDVoltage Level  
VDD/2 – 0.2 VDD/2 + 0.2  
V
(1)  
VILL  
InputLOWVoltageLevel  
0.4  
200  
+50  
V
HIGH Level  
MID Level  
LOW Level  
I3  
3-LevelInputDCCurrent  
VIN = VDD/2  
–50  
–200  
–100  
μA  
μA  
(RxS, TxS, nF[2:0], FBF[2:0], DS[1:0])  
Input Pull-Up Current (PE)  
VIN = GND  
IPU  
VDD = Max., VIN = GND  
NOTE:  
1. These inputs are normally wired to VDD, GND, or left floating. Internal termination resistors bias unconnected inputs to VDD/2. If these inputs are switched dynamically after powerup,  
the function and timing of the outputs may be glitched, and the PLL may require additional tLOCK time before all datasheet limits are achieved.  
7

与IDT5T9010BBGI8相关器件

型号 品牌 描述 获取价格 数据表
IDT5T905 IDT 2.5V SINGLE DATA RATE 1:5 CLOCK BUFFER TERABUFFER

获取价格

IDT5T9050 IDT 2.5V SINGLE DATA RATE 1:5 CLOCK BUFFER TERABU

获取价格

IDT5T9050PGGI IDT Low Skew Clock Driver, 5 True Output(s), 0 Inverted Output(s), CMOS, PDSO28, TSSOP-28

获取价格

IDT5T9050PGGI8 IDT Low Skew Clock Driver, 5 True Output(s), 0 Inverted Output(s), CMOS, PDSO28, TSSOP-28

获取价格

IDT5T9050PGI IDT 2.5V SINGLE DATA RATE 1:5 CLOCK BUFFER TERABU

获取价格

IDT5T905PGGI IDT Low Skew Clock Driver, 5T Series, 5 True Output(s), 0 Inverted Output(s), CMOS, PDSO28, GR

获取价格