Datasheet > ICS93V857G-T

ICS93V857G-T

更新时间： 2023-02-26 13:30:03

品牌	Logo	应用领域
艾迪悌 - IDT		/
页数	文件大小	规格书
9页	323K
描述
Clock Driver

阅读下载

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

ICS93V857G-T 数据手册

ICS93V857

Preliminary Product Preview

Recommended Operating Condition (see note1)

T_A= 0 - 85C; Supply Voltage AVDD, VDD = 2.5 V +/- 0.2V (unless otherwise stated)

SYMBOL

MIN

2.3

TYP

MAX

2.7

V_DDQ/2 -0.18

0.7

UNITS

PARAMETER

Supply Voltage

CONDITIONS

V_DDQ, A_VDD

CLKT, CLKC, FBINC

V_IL

V_IH

Low level input voltage

High level input voltage

PD#

-0.3

_DDQ/2 +018

CLKT, CLKC, FBINC

PD#

_DDQ+0.6

V_DDQ

1.7

DC input signal voltage

(note 2)

-0.3

V_DDQ+0.6

_DDQ+0.6

Differential input signal

voltage (note 3)

DC - CLKT, FBINT

AC - CLKT, FBINT

0.36

0.7

V_ID

Output differential cross-

voltage (note 4)

Input differential cross-

V_OX

V_IX

V_DDQ/2 -0.2

V_DDQ/2 +0.2

voltage (note 4)

I_OH

I_OL

S_R

High level output current

-12

Low level output current

Input slew rate

Operating free-air

temperature

V/ns

T_A

°C

Notes:

1. Unused inputs must be held high or low to prevent them from floating.

2. DC input signal voltage specifies the allowable DC execution of differential input.

3. Differential inputs signal voltages specifies the differential voltage [VTR-VCP] required for

switching, where VT is the true input level and VCP is the complementary input level.

4. Differential cross-point voltage is expected to track variations of VCC and is the voltage at

which the differential signal must be crossing.

1 2 345 6 7...9

下载PDF

与ICS93V857G-T相关器件

型号	品牌	描述	获取价格	数据表
ICS93V857L-125LFT	IDT	Clock Driver	获取价格
ICS93V857L-125T	IDT	Clock Driver, PDSO48	获取价格
ICS93V857L-130LFT	IDT	Clock Driver	获取价格
ICS93V857L-130T	IDT	Clock Driver, PDSO48	获取价格
ICS93V857YG-025LFT	IDT	PLL Based Clock Driver, 93V Series, 10 True Output(s), 0 Inverted Output(s), PDSO48, 6.10	获取价格
ICS93V857YG-025T	ICSI	2.5V Wide Range Frequency Clock Driver (33MHz - 233MHz)	获取价格