iC-MN 25-BIT NONIUS ENCODER
WITH 3-CH. SAMPLING 13-BIT Sin/D INTERPOLATION
Rev D1, Page 7/59
ELECTRICAL CHARACTERISTICS
Operating conditions: VDD = VACO = 5 V ±10 %, Tj = -40...125 °C,
IBP calibrated to 200 µA, reference point GNDA (GND for digital I/O pins), unless otherwise stated
Item Symbol
No.
Parameter
Conditions
Unit
Min.
Typ.
Max.
Total Device
001 VDD,
VACO
Permissible Supply Voltage
Supply Current in VDD
4.5
5.5
V
002 I(VDD)
Tj = 27 °C, no load
45
60
0
mA
mA
003 I(VDDA)
Permissible Load Current at
VDDA
-20
0.4
004 Vc()hi
Clamp Voltage hi
(all pins with the exception of MA,
NMA)
Vc()hi = V() − VDD, I() = 1 mA
1.5
V
005 Vc()hi
006 Vc()lo
Clamp Voltage hi MA, NMA
Vc()hi = V() − VDD, I() = 10 mA
I() = -1 mA
12.5
-1.5
16
V
V
Clamp Voltage lo
-0.3
(all pins with the exception of
VDDA, MA, NMA)
007 Vc()lo
008 Vc()lo
Clamp Voltage lo at VDDA
I() = -1 mA
-1.5
-17
-0.2
-10
V
V
Clamp Voltage lo at MA, NMA
I() = -10 mA
Signal Conditioning and Inputs: PSINx, NSINx, PCINx, NCINx (x = M, S, N)
101
Vin()sig
Permissible V-Mode Input Voltage
UIN = 1, TUIN = 0
0.75
-0.1
VDDA
− 1.5
VDDA
+ 0.1
V
V
UIN = 1, TUIN = 1, DCPOS = 1
102 Iin()
103 Rin()
V-Mode Input Current
UIN = 1, TUIN = 0
-100
16.4
100
nA
V-Mode Input Resistance
Permissible I-Mode Input Current
vs. VREFin, Tj = 27 °C, UIN = 1, TUIN = 1
20
23.6
kΩ
104
Iin()sig
UIN = 0;
DCPOS = 0
DCPOS = 1
-10
10
-300
300
µA
µA
105 SCR()
106
Permissible Signal Contrast Ratio ratio of Iin()pk vs. Iin()dc
0.125
1
Rin()
I-Mode Input Resistance
Tj = 27 °C, vs. VREFin;
UIN = 0, RIN = 00
UIN = 0, RIN = 01
UIN = 0, RIN = 10
UIN = 0, RIN = 11
1.1
1.6
2.2
3.2
1.6
2.3
3.2
4.6
2.1
3.0
4.2
6.0
kΩ
kΩ
kΩ
kΩ
107 TCRin
108
Temperature Coefficient Rin
Input Reference Voltage
0.15
%/K
VREFin
DCPOS = 1
DCPOS = 0
1.35
2.25
1.5
2.5
1.65
2.75
V
V
109 Vin()os
110
Input Offset Voltage
referred to side of input
150
µV
Vin()diff
Recommended Differential Input
Voltage
Vin()diff = V(PSINx) − V(NSINx),
Vin()diff = V(PCINx) − V(NCINx);
TUIN = 0
20
80
1000
4000
mVpp
mVpp
TUIN = 1
111 Vcore()
112
Recommended Internal Signal
Level
G * Vin()diff
6
Vpp
GF, GC
Selectable Gain Factors
TUIN = 0
TUIN = 1
6
1.5
300
75
113 ∆GFdiff
114 ∆GFdiff
Differential Gain Accuracy
(Master)
referenced to fine gain range
-1
-2
1
LSB
LSB
LSB
LSB
LSB
LSB
%
Differential Gain Accuracy
(Segment, Nonius)
referenced to fine gain range
2
115 ∆GFSabs Absolute Gain Accuracy Sine
referenced to fine gain range, guaranteed
monotony
-20
-1
20
1
(Master)
116 ∆GFCabs Absolute Gain Accuracy Cosine referenced to fine gain range, guaranteed
(Master)
monotony
117 ∆GFSabs Absolute Gain Accuracy Sine
referenced to fine gain range, guaranteed
monotony
-20
-1
20
1
(Segment, Nonius)
118 ∆GFCabs Absolute Gain Accuracy Cosine referenced to fine gain range, guaranteed
(Segment, Nonius)
monotony
119 ∆GCabs Gain Accuracy
referenced to coarse gain range
-8
8
5秒后页面跳转
STM32H743技术深度剖析与应用案例探索
LM321中文资料解析：引脚功能介绍、技术特点、技术特性分析
74HC14芯片资料介绍：性能特性分析、引脚介绍
LM1875芯片手册：功放参数分析、引脚说明、电路设计要点
微信公众号
抖音公众号
浙公网安备 33010502006866号 浙ICP备10014259号-119
营业执照ICP证
数据手册
如果您发现信息不准确，
