5秒后页面跳转
HY5V62DSF-55 PDF预览

HY5V62DSF-55

更新时间: 2024-02-15 22:37:04
品牌 Logo 应用领域
海力士 - HYNIX 时钟动态存储器内存集成电路
页数 文件大小 规格书
13页 1750K
描述
Synchronous DRAM, 2MX32, 5ns, CMOS, PBGA90, 8 X 13 MM, 1.20 MM HEIGHT, 0.80 MM PITCH, FBGA-90

HY5V62DSF-55 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:BGA包装说明:TFBGA, BGA90,9X15,32
针数:90Reach Compliance Code:compliant
ECCN代码:EAR99HTS代码:8542.32.00.02
风险等级:5.92访问模式:FOUR BANK PAGE BURST
最长访问时间:5 ns其他特性:AUTO/SELF REFRESH
最大时钟频率 (fCLK):183 MHzI/O 类型:COMMON
交错的突发长度:1,2,4,8JESD-30 代码:R-PBGA-B90
长度:13 mm内存密度:67108864 bit
内存集成电路类型:SYNCHRONOUS DRAM内存宽度:32
功能数量:1端口数量:1
端子数量:90字数:2097152 words
字数代码:2000000工作模式:SYNCHRONOUS
最高工作温度:70 °C最低工作温度:
组织:2MX32输出特性:3-STATE
封装主体材料:PLASTIC/EPOXY封装代码:TFBGA
封装等效代码:BGA90,9X15,32封装形状:RECTANGULAR
封装形式:GRID ARRAY, THIN PROFILE, FINE PITCH峰值回流温度(摄氏度):NOT SPECIFIED
电源:3.3 V认证状态:Not Qualified
刷新周期:4096座面最大高度:1.2 mm
自我刷新:YES连续突发长度:1,2,4,8,FP
最大待机电流:0.002 A子类别:DRAMs
最大压摆率:0.26 mA最大供电电压 (Vsup):3.6 V
最小供电电压 (Vsup):3 V标称供电电压 (Vsup):3.3 V
表面贴装:YES技术:CMOS
温度等级:COMMERCIAL端子形式:BALL
端子节距:0.8 mm端子位置:BOTTOM
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:8 mm
Base Number Matches:1

HY5V62DSF-55 数据手册

 浏览型号HY5V62DSF-55的Datasheet PDF文件第7页浏览型号HY5V62DSF-55的Datasheet PDF文件第8页浏览型号HY5V62DSF-55的Datasheet PDF文件第9页浏览型号HY5V62DSF-55的Datasheet PDF文件第11页浏览型号HY5V62DSF-55的Datasheet PDF文件第12页浏览型号HY5V62DSF-55的Datasheet PDF文件第13页 
111Preliminary  
Synchronous DRAM Memory 64Mbit (2Mx32bit)  
HY5V62D(L/S)F(P) Series  
AC CHARACTERISTICS I (AC operating conditions unless otherwise noted)  
55  
6
7
Parameter  
Symbol  
Unit  
Note  
Min  
5.5  
10  
Max  
Min  
6.0  
10  
2.5  
2.5  
-
Max  
Min  
7.0  
10  
Max  
CL = 3  
CL = 2  
tCK3  
tCK2  
tCHW  
tCLW  
tAC3  
tAC2  
tOH  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
System Clock  
Cycle Time  
1000  
1000  
1000  
Clock High Pulse Width  
Clock Low Pulse Width  
2.25  
2.25  
-
-
-
3.0  
3.0  
-
-
1
1
-
-
-
CL = 3  
CL = 2  
5.0  
5.5  
5.5  
Access Time  
From Clock  
2
-
6.0  
-
6.0  
-
6.0  
Data-out Hold Time  
Data-Input Setup Time  
Data-Input Hold Time  
Address Setup Time  
Address Hold Time  
CKE Setup Time  
2.0  
1.5  
1.0  
1.5  
1.0  
1.5  
1.0  
1.5  
1.0  
1.0  
-
-
2.0  
1.5  
1.0  
1.5  
1.0  
1.5  
1.0  
1.5  
1.0  
1.0  
-
-
2.0  
1.75  
1.0  
1.75  
1.0  
1.75  
1.0  
1.75  
1.0  
1.0  
-
-
tDS  
-
-
-
1
1
1
1
1
1
1
1
tDH  
-
-
-
tAS  
-
-
-
tAH  
-
-
-
-
-
-
tCKS  
tCKH  
tCS  
CKE Hold Time  
-
-
-
Command Setup Time  
Command Hold Time  
-
-
-
tCH  
-
-
-
CLK to Data Output in Low-Z Time  
tOLZ  
tOHZ3  
tOHZ2  
-
-
-
CLK to  
Data Output  
in High-Z Time  
CL = 3  
CL = 2  
5.0  
6.0  
5.5  
6.0  
5.5  
6.0  
-
-
-
Note:  
1. Assume tR / tF (input rise and fall time) is 1ns. If tR & tF > 1ns, then [(tR+tF)/2-1]ns should be added to  
the parameter.  
2. Access time to be measured with input signals of 1V/ns edge rate, from 0.8V to 2.0V. If tR > 1ns,  
then (tR/2-0.5)ns should be added to the parameter.  
Rev. 0.3 / Feb. 2005  
10  

与HY5V62DSF-55相关器件

型号 品牌 描述 获取价格 数据表
HY5V62DSF-6 HYNIX Synchronous DRAM, 2MX32, 5.5ns, CMOS, PBGA90, 8 X 13 MM, 1.20 MM HEIGHT, 0.80 MM PITCH, FB

获取价格

HY5V62DSF-7 HYNIX Synchronous DRAM, 2MX32, 5.5ns, CMOS, PBGA90, 8 X 13 MM, 1.20 MM HEIGHT, 0.80 MM PITCH, FB

获取价格

HY5V62DSFP-55 HYNIX Synchronous DRAM, 2MX32, 5ns, CMOS, PBGA90, 8 X 13 MM, 1.20 MM HEIGHT, 0.80 MM PITCH, LEAD

获取价格

HY5V62DSFP-6 HYNIX Synchronous DRAM, 2MX32, 5.5ns, CMOS, PBGA90, 8 X 13 MM, 1.20 MM HEIGHT, 0.80 MM PITCH, LE

获取价格

HY5V62DSFP-7 HYNIX Synchronous DRAM, 2MX32, 5.5ns, CMOS, PBGA90, 8 X 13 MM, 1.20 MM HEIGHT, 0.80 MM PITCH, LE

获取价格

HY5V66DF6-H HYNIX Synchronous DRAM, 4MX16, 5.5ns, CMOS, PBGA60, 10 X 6.40 MM, FBGA-60

获取价格