HY57V643220DLT-45I

更新时间： 2024-11-27 13:08:27

阅读下载

中文翻译

获取价格

如果您发现信息不准确，欢迎纠错

HY57V643220DLT-45I 数据手册

HY57V643220D(L/S)T(P) Series

4Banks x 512K x 32bits Synchronous DRAM

Document Title

4Bank x 512K x 32bits Synchronous DRAM

Revision History

Revision

History

No.

Draft Date

Remark

0.1

0.2

Initial Draft

May. 2004

July 2004

Preliminary

Removed Preliminary

1. Updated Output Load Capacitance for Access Time Measurement CL = 30pF

in AC OPERATING TEST CONDITION

2. Updated the tolerance zone of the leads and the description of the package

type in PACKAGE DIMENSION

0.3

Sep. 2004

This document is a general product description and is subject to change without notice. Hynix does not assume any responsibility for

use of circuits described. No patent licenses are implied.

Rev. 0.3 / Sep. 2004

12 3 4 5 6 7...13

中文翻译

下载PDF

型号	品牌	获取价格	描述	数据表
HY57V643220DLT-5	HYNIX	获取价格	4Banks x 512K x 32bits Synchronous DRAM
HY57V643220DLT-55	HYNIX	获取价格	4Banks x 512K x 32bits Synchronous DRAM
HY57V643220DLT-55I	HYNIX	获取价格	Synchronous DRAM, 2MX32, 5ns, CMOS, PDSO86, 0.400 X 0.875 INCH, 0.50 MM PITCH, TSOP2-86
HY57V643220DLT-6	HYNIX	获取价格	4Banks x 512K x 32bits Synchronous DRAM
HY57V643220DLT-7	HYNIX	获取价格	4Banks x 512K x 32bits Synchronous DRAM
HY57V643220DLT-7I	HYNIX	获取价格	Synchronous DRAM, 2MX32, 5.5ns, CMOS, PDSO86, 0.400 X 0.875 INCH, 0.50 MM PITCH, TSOP2-86
HY57V643220DLTP-45	HYNIX	获取价格	4Banks x 512K x 32bits Synchronous DRAM
HY57V643220DLTP-45I	HYNIX	获取价格	暂无描述
HY57V643220DLTP-5	HYNIX	获取价格	4Banks x 512K x 32bits Synchronous DRAM
HY57V643220DLTP-55	HYNIX	获取价格	4Banks x 512K x 32bits Synchronous DRAM