5秒后页面跳转
HY57V281620ELT-5 PDF预览

HY57V281620ELT-5

更新时间: 2024-01-29 22:38:23
品牌 Logo 应用领域
海力士 - HYNIX 动态存储器
页数 文件大小 规格书
13页 127K
描述
128Mb Synchronous DRAM based on 2M x 4Bank x16 I/O

HY57V281620ELT-5 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:TSOP2包装说明:TSOP2, TSOP54,.46,32
针数:54Reach Compliance Code:compliant
ECCN代码:EAR99HTS代码:8542.32.00.02
风险等级:5.89访问模式:FOUR BANK PAGE BURST
最长访问时间:4.5 ns其他特性:AUTO/SELF REFRESH
最大时钟频率 (fCLK):200 MHzI/O 类型:COMMON
交错的突发长度:1,2,4,8JESD-30 代码:R-PDSO-G54
JESD-609代码:e0长度:22.238 mm
内存密度:134217728 bit内存集成电路类型:SYNCHRONOUS DRAM
内存宽度:16功能数量:1
端口数量:1端子数量:54
字数:8388608 words字数代码:8000000
工作模式:SYNCHRONOUS最高工作温度:85 °C
最低工作温度:-40 °C组织:8MX16
输出特性:3-STATE封装主体材料:PLASTIC/EPOXY
封装代码:TSOP2封装等效代码:TSOP54,.46,32
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE
峰值回流温度(摄氏度):NOT SPECIFIED电源:3.3 V
认证状态:Not Qualified刷新周期:4096
座面最大高度:1.194 mm自我刷新:YES
连续突发长度:1,2,4,8,FP最大待机电流:0.002 A
子类别:DRAMs最大压摆率:0.21 mA
最大供电电压 (Vsup):3.6 V最小供电电压 (Vsup):3 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子面层:Tin/Lead (Sn/Pb)端子形式:GULL WING
端子节距:0.8 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:10.16 mm
Base Number Matches:1

HY57V281620ELT-5 数据手册

 浏览型号HY57V281620ELT-5的Datasheet PDF文件第1页浏览型号HY57V281620ELT-5的Datasheet PDF文件第2页浏览型号HY57V281620ELT-5的Datasheet PDF文件第3页浏览型号HY57V281620ELT-5的Datasheet PDF文件第5页浏览型号HY57V281620ELT-5的Datasheet PDF文件第6页浏览型号HY57V281620ELT-5的Datasheet PDF文件第7页 
Synchronous DRAM Memory 128Mbit (8Mx16bit)  
HY57V281620E(L)T(P) Series  
PIN DESCRIPTION  
SYMBOL  
TYPE  
DESCRIPTION  
The system clock input. All other inputs are registered to the SDRAM  
on the rising edge of CLK  
CLK  
Clock  
Controls internal clock signal and when deactivated, the SDRAM will  
be one of the states among power down, suspend or self refresh  
CKE  
CS  
Clock Enable  
Chip Select  
Enables or disables all inputs except CLK, CKE, UDQM and LDQM  
Selects bank to be activated during RAS activity  
Selects bank to be read/written during CAS activity  
BA0, BA1  
Bank Address  
Row Address: RA0 ~ RA11, Column Address: CA0 ~ CA8  
Auto-precharge flag: A10  
A0 ~ A11  
Address  
Row Address Strobe,  
Column Address Strobe,  
Write Enable  
RAS, CAS and WE define the operation  
Refer function truth table for details  
RAS, CAS, WE  
UDQM, LDQM  
Controls output buffers in read mode and masks input data in write  
mode  
Data Input/Output Mask  
DQ0 ~ DQ15  
VDD/VSS  
VDDQ/VSSQ  
NC  
Data Input/Output  
Multiplexed data input / output pin  
Power Supply/Ground  
Power supply for internal circuits and input buffers  
Data Output Power/Ground Power supply for output buffers  
No Connection  
No connection  
Rev. 1.1 / Jan. 2005  
4

与HY57V281620ELT-5相关器件

型号 品牌 描述 获取价格 数据表
HY57V281620ELT-5I HYNIX Synchronous DRAM, 8MX16, 4.5ns, CMOS, PDSO54, 0.400 X 0.875 INCH, 0.80 MM PITCH, TSOP2-54

获取价格

HY57V281620ELT-6 HYNIX 128Mb Synchronous DRAM based on 2M x 4Bank x16 I/O

获取价格

HY57V281620ELT-6I HYNIX Synchronous DRAM, 8MX16, 5.4ns, CMOS, PDSO54, 0.400 X 0.875 INCH, 0.80 MM PITCH, TSOP2-54

获取价格

HY57V281620ELT-7 HYNIX 128Mb Synchronous DRAM based on 2M x 4Bank x16 I/O

获取价格

HY57V281620ELT-7I HYNIX Synchronous DRAM, 8MX16, 5.4ns, CMOS, PDSO54, 0.400 X 0.875 INCH, 0.80 MM PITCH, TSOP2-54

获取价格

HY57V281620ELT-H HYNIX 128Mb Synchronous DRAM based on 2M x 4Bank x16 I/O

获取价格