HT48CA3
8-Bit Remote Type MCU
Features
·
·
·
·
·
·
Operating voltage: 2.2V~3.6V
PFD supported
23 bidirectional I/O lines (max.)
1 interrupt input shared with an I/O line
HALT function and wake-up feature reduce power
consumption
·
·
8-level subroutine nesting
8-bit programmable timer/event counter with overflow
interrupt and 8-stage prescaler (TMR0)
Up to 1ms instruction cycle with 4MHz system clock at
V
DD=3V
·
16-bit programmable timer/event counter and
overflow interrupts (TMR1)
·
·
·
·
·
Bit manipulation instruction
·
·
·
On-chip crystal and RC oscillator
Watchdog Timer
16-bit table read instruction
63 powerful instructions
24K´16 program memory ROM
(8K´16 bits´3 banks)
All instructions in one or two machine cycles
28-pin SKDIP/SOP package
·
224´8 data memory RAM
General Description
The HT48CA3 is an 8-bit high performance, RISC archi-
tecture microcontroller device specifically designed for
multiple I/O control product applications. The data ROM
can be used to store remote control codes. This device
is the mask version which is fully pin and functionally
compatible with the OTP version HT48RA3 device.
The advantages of low power consumption, I/O flexibil-
ity, timer functions, oscillator options, watchdog timer,
programmable frequency divider, HALT and wake-up
functions, as well as low cost, enhance the versatility of
this device to suit a wide range of application possibili-
ties such as industrial control, consumer products, sub-
system controllers, and particularly suitable for use in
products such as universal remote controller (URC).
Block Diagram
S
Y
S
T
M
R
1
C
M
U
I
N
T
/
P
F
0
X
T
M
R
1
T
M
R
1
I
n
t
e
r
r
u
p
t
C
i
r
c
u
i
t
M
P
r
e
s
c
a
l
e
r
f
S Y S
P
r
o
g
r
a
m
U
S
T
A
C
K
T
M
R
0
C
o
u
n
t
e
r
T
M
R
0
X
P
r
o
g
r
a
m
I
N
T
C
R
O
M
T
M
R
0
C
B
P
E
N
/
D
I
S
I
n
s
t
r
u
c
t
i
o
n
W
D
T
S
M
S
Y
S
R
e
g
i
s
t
e
r
M
D
A
T
A
M
P
W
D
T
U
W
D
T
P
r
e
s
c
a
l
e
r
U
M
e
m
o
r
y
X
X
W
D
T
O
S
C
P
A
C
P
O
R
T
A
P
A
0
~
P
A
7
P
A
M
U
X
I
n
s
t
r
u
c
t
i
o
n
D
e
c
o
d
e
r
P
F
D
P
B
C
P
O
R
T
B
P
B
0
~
P
B
7
S
T
A
T
U
S
A
L
U
P
B
T
i
m
i
n
g
S
h
i
f
t
e
r
G
e
n
e
r
a
t
o
r
P
C
C
P
O
R
T
C
P
C
0
~
P
C
5
P
C
O
S
C
2
O
S
C
1
A
C
C
P
F
C
P
O
R
T
F
R
E
S
P
F
0
V
D
D
P
F
V
S
S
Rev. 1.40
1
July 16, 2003