5秒后页面跳转
HT27C512(32PLCC)-70 PDF预览

HT27C512(32PLCC)-70

更新时间: 2024-01-31 23:10:09
品牌 Logo 应用领域
其他 - ETC LTE可编程只读存储器OTP只读存储器电动程控只读存储器
页数 文件大小 规格书
10页 205K
描述
x8 EPROM

HT27C512(32PLCC)-70 技术参数

生命周期:Obsolete包装说明:QCCJ, LDCC32,.5X.6
Reach Compliance Code:unknown风险等级:5.61
最长访问时间:70 nsI/O 类型:COMMON
JESD-30 代码:R-PQCC-J32内存密度:524288 bit
内存宽度:8端子数量:32
字数:65536 words字数代码:64000
最高工作温度:70 °C最低工作温度:
组织:64KX8输出特性:3-STATE
封装主体材料:PLASTIC/EPOXY封装代码:QCCJ
封装等效代码:LDCC32,.5X.6封装形状:RECTANGULAR
封装形式:CHIP CARRIER电源:5 V
认证状态:Not Qualified最大待机电流:0.00001 A
子类别:OTP ROMs最大压摆率:0.03 mA
标称供电电压 (Vsup):5 V表面贴装:YES
技术:CMOS温度等级:COMMERCIAL
端子形式:J BEND端子节距:1.27 mm
端子位置:QUADBase Number Matches:1

HT27C512(32PLCC)-70 数据手册

 浏览型号HT27C512(32PLCC)-70的Datasheet PDF文件第2页浏览型号HT27C512(32PLCC)-70的Datasheet PDF文件第3页浏览型号HT27C512(32PLCC)-70的Datasheet PDF文件第4页浏览型号HT27C512(32PLCC)-70的Datasheet PDF文件第5页浏览型号HT27C512(32PLCC)-70的Datasheet PDF文件第6页浏览型号HT27C512(32PLCC)-70的Datasheet PDF文件第7页 
HT27C512  
OTP CMOS 64K×8-Bit EPROM  
Features  
Operating voltage: +5.0V  
64K×8-bit organization  
Programming voltage  
Fast read access time: 70ns, 90ns and 120ns  
Fast programming algorithm  
Programming time 75µs typ.  
VPP=12.2V±0.2V  
VCC=5.8V±0.2V  
High-reliability CMOS technology  
Latch-up immunity to 100mA from -1.0V to  
Two line control (OE & CE)  
Standard product identification code  
Package type  
V
CC+1.0V  
CMOS and TTL compatible I/O  
Low power consumption  
28-pin DIP/SOP  
32-pin PLCC  
Active: 30mA max.  
Standby: 1µA typ.  
Commercial temperature range  
(0°C to +70°C)  
General Description  
The HT27C512 chip family is a low-power,  
512K bit, +5V electrically one-time programma-  
ble (OTP) read-only memories (EPROM). Or-  
ganized into 64K words with 8 bits per word, it  
features a fast single address location program-  
ming, typically at 75µs per byte. Any byte can  
be accessed in less than 70ns/90ns with respect  
to Spec. This eliminates the need for WAIT  
states in high-performance microprocessor sys-  
tems. The HT27C512 has separate Output En-  
able (OE) and Chip Enable (CE) controls which  
eliminate bus contention issues.  
Block Diagram  
1
6th May 99