5秒后页面跳转
HEF4017BT-Q100 PDF预览

HEF4017BT-Q100

更新时间: 2024-11-19 11:12:23
品牌 Logo 应用领域
安世 - NEXPERIA 光电二极管逻辑集成电路触发器
页数 文件大小 规格书
18页 699K
描述
5-stage Johnson decade counterProduction

HEF4017BT-Q100 技术参数

生命周期:Active包装说明:SOP,
Reach Compliance Code:compliantHTS代码:8542.39.00.01
风险等级:5.72计数方向:UP
系列:4000/14000/40000JESD-30 代码:R-PDSO-G16
长度:9.9 mm负载/预设输入:YES
逻辑集成电路类型:RING COUNTER工作模式:SYNCHRONOUS
位数:10功能数量:1
端子数量:16最高工作温度:125 °C
最低工作温度:-40 °C封装主体材料:PLASTIC/EPOXY
封装代码:SOP封装形状:RECTANGULAR
封装形式:SMALL OUTLINE传播延迟(tpd):290 ns
筛选级别:AEC-Q100座面最大高度:1.75 mm
最大供电电压 (Vsup):15 V最小供电电压 (Vsup):3 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:CMOS温度等级:AUTOMOTIVE
端子形式:GULL WING端子节距:1.27 mm
端子位置:DUAL触发器类型:POSITIVE EDGE
宽度:3.9 mm最小 fmax:15 MHz
Base Number Matches:1

HEF4017BT-Q100 数据手册

 浏览型号HEF4017BT-Q100的Datasheet PDF文件第2页浏览型号HEF4017BT-Q100的Datasheet PDF文件第3页浏览型号HEF4017BT-Q100的Datasheet PDF文件第4页浏览型号HEF4017BT-Q100的Datasheet PDF文件第5页浏览型号HEF4017BT-Q100的Datasheet PDF文件第6页浏览型号HEF4017BT-Q100的Datasheet PDF文件第7页 
HEF4017B-Q100  
5-stage Johnson decade counter  
Rev. 1 — 4 June 2014  
Product data sheet  
1. General description  
The HEF4017B-Q100 is a 5-stage Johnson decade counter with ten spike-free decoded  
active HIGH outputs (Q0 to Q9), an active LOW carry output from the most significant  
flip-flop (Q5-9), active HIGH and active LOW clock inputs (CP0, CP1) and an overriding  
asynchronous master reset input (MR).  
The counter is advanced by either a LOW-to-HIGH transition at CP0 while CP1 is LOW or  
a HIGH-to-LOW transition at CP1 while CP0 is HIGH (see Table 3).  
When cascading counters, the Q5-9 output, which is LOW while the counter is in states 5,  
6, 7, 8, and 9, can be used to drive the CP0 input of the next counter. A HIGH on MR  
resets the counter to zero (Q0 = Q5-9 = HIGH; Q1 to Q9 = LOW) independent of the clock  
inputs (CP0, CP1).  
Automatic counter code correction is provided by an internal circuit: following any illegal  
code the counter returns to a proper counting mode within 11 clock pulses.  
Schmitt trigger action makes the clock inputs highly tolerant of slower rise and fall times.  
It operates over a recommended VDD power supply range of 3 V to 15 V referenced to VSS  
(usually ground). Unused inputs must be connected to VDD, VSS, or another input.  
This product has been qualified to the Automotive Electronics Council (AEC) standard  
Q100 (Grade 1) and is suitable for use in automotive applications.  
2. Features and benefits  
Automotive product qualification in accordance with AEC-Q100 (Grade 1)  
Specified from 40 C to +85 C and from 40 C to +125 C  
Automatic counter correction  
Tolerant of slow clock rise and fall times  
Fully static operation  
5 V, 10 V, and 15 V parametric ratings  
Standardized symmetrical output characteristics  
ESD protection:  
MIL-STD-833, method 3015 exceeds 2000 V  
HBM JESD22-A114F exceeds 2000 V  
MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 )  
Complies with JEDEC standard JESD 13-B  

与HEF4017BT-Q100相关器件

型号 品牌 获取价格 描述 数据表
HEF4017BT-T NXP

获取价格

IC 4000/14000/40000 SERIES, SYN POSITIVE EDGE TRIGGERED 10-BIT UP RING COUNTER, PDSO16, 3.
HEF4018B ICSI

获取价格

Presettable divide-by-N counter
HEF4018BD PHILIPS

获取价格

Decade Counter, Synchronous, Up Direction, CMOS, CDIP16,
HEF4018BD NXP

获取价格

IC 4000/14000/40000 SERIES, SYN POSITIVE EDGE TRIGGERED 5-BIT UP RING COUNTER, CDIP16, SOT
HEF4018BDB NXP

获取价格

IC 4000/14000/40000 SERIES, SYN POSITIVE EDGE TRIGGERED 5-BIT UP RING COUNTER, CDIP16, Cou
HEF4018BP ICSI

获取价格

IC-4000 LOCMOS
HEF4018BP PHILIPS

获取价格

Decade Counter, Synchronous, Up Direction, CMOS, PDIP16,
HEF4018BP NXP

获取价格

IC 4000/14000/40000 SERIES, SYN POSITIVE EDGE TRIGGERED 5-BIT UP RING COUNTER, PDIP16, PLA
HEF4018BPN PHILIPS

获取价格

Decade Counter, Synchronous, Up Direction, CMOS, PDIP16,
HEF4018BT NXP

获取价格

IC 4000/14000/40000 SERIES, SYN POSITIVE EDGE TRIGGERED 5-BIT UP RING COUNTER, PDSO16, PLA