Datasheet > HDD32M72B18RW-13B

HDD32M72B18RW-13B

更新时间： 2022-04-23 23:00:11

品牌	Logo	应用领域
HANBIT		动态存储器双倍数据速率
页数	文件大小	规格书
12页	157K
描述
DDR SDRAM Module 256Mbyte (32Mx72bit), based on 16Mx8, 4Banks, 4K Ref., 184Pin-DIMM with PLL & Register

阅读下载

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

HDD32M72B18RW-13B 数据手册

浏览型号HDD32M72B18RW-13B的Datasheet PDF文件第6页

浏览型号HDD32M72B18RW-13B的Datasheet PDF文件第7页

浏览型号HDD32M72B18RW-13B的Datasheet PDF文件第8页

浏览型号HDD32M72B18RW-13B的Datasheet PDF文件第10页

浏览型号HDD32M72B18RW-13B的Datasheet PDF文件第11页

浏览型号HDD32M72B18RW-13B的Datasheet PDF文件第12页

HANBit

HDD32M72B18RPW

CK to valid DQS-in

DQS-in setup time

t_DQSS

t_WPRES

t_WPREH

0.75

1.25

0.75

1.25

0.75

1.25

t_CK

DQS-in hold time

0.25

DQS-in falling edge to CK rising-setup

time

t_DSS

t_DSH

t_DQSH

t_DQSL

t_DSC

t_IS

0.2

0.35

0.9

1.1

0.2

0.35

0.9

0.2

0.35

0.9

t_CK

DQS-in falling edge to CK rising hold time

DQS-in high level width

DQS-in low level width

DQS-in cycle time

1.1

Address and Control Input setup time

Address and Control Input hold time

Mode register set cycle time

DQ & DM setup time to DQS

DQ & DM hold time to DQS

DQ & DM input pulse width

Power down exit time

t_IH

t_MRD

t_DS

0.6

0.5

1.75

0.5

1.75

t_DH

t_DIPW

t_PDEX

t_XSW

t_XSA

t_XSR

T_REF

T_QH

T_WPST

Exit self refresh to write command

Exit self refresh to bank active command

Exit self refresh to read command

Refresh interval time

116

200

7.8

0.35

0.25

200

7.8

0.35

0.25

200

7.8

Cycle

Output DQS valid window

0.35

0.25

t_CK

DQS write postamble time

Notes :

1. Maximum burst refresh of 8.

2. t_HZQtransitions occurs in the same assess time windows as valid data transitions. These parameters are not

referenced to a specific voltage level, but specify when the device output is no longer driving.

3. The specific requirement is that DQS be valid(High-Low) on or before this CK edge. The case shown(DQS going

from High_Z to logic Low) applies when no writes were previously in progress on the bus. If a previous write was

in progress, DQS could be High at this time, depending on t_DQSS.

4. The maximum limit for this parameter is not a device limit. The device will operate with a great value for this

parameter, but system performance (bus turnaround) will degrade accordingly.

URL : www.hbe.co.kr

REV 1.0 (August.2002)

HANBit Electronics Co.,Ltd.

1...6 7 8910 11 12

下载PDF

与HDD32M72B18RW-13B相关器件

型号	品牌	描述	获取价格	数据表
HDD32M72B18RWP-10A	HANBIT	DDR SDRAM Module 256Mbyte (32Mx72bit), based on 16Mx8, 4Banks, 4K Ref., 184Pin-DIMM with P	获取价格
HDD32M72B9	HANBIT	DDR SDRAM Module 256Mbyte (32Mx72bit), based on32Mx8,4Banks, 8K Ref., ECC Unbuffered SO-DI	获取价格
HDD32M72B9-13A	HANBIT	DDR SDRAM Module 256Mbyte (32Mx72bit), based on32Mx8,4Banks, 8K Ref., ECC Unbuffered SO-DI	获取价格
HDD32M72B9-13B	HANBIT	DDR SDRAM Module 256Mbyte (32Mx72bit), based on32Mx8,4Banks, 8K Ref., ECC Unbuffered SO-DI	获取价格
HDD32M72B9-16B	HANBIT	DDR SDRAM Module 256Mbyte (32Mx72bit), based on32Mx8,4Banks, 8K Ref., ECC Unbuffered SO-DI	获取价格
HDD32M72D18RPW	HANBIT	DDR SDRAM Module 256Mbyte (32Mx72bit), based on 16Mx8, 4Banks, 4K Ref., 184Pin-DIMM with P	获取价格