5秒后页面跳转
HD74HC259FPEL PDF预览

HD74HC259FPEL

更新时间: 2024-11-29 05:35:11
品牌 Logo 应用领域
瑞萨 - RENESAS 锁存器
页数 文件大小 规格书
10页 104K
描述
8-bit Addressable Latch

HD74HC259FPEL 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Obsolete零件包装代码:SOIC
包装说明:SOP, SOP16,.3针数:16
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.31.00.01风险等级:5.4
系列:HC/UHJESD-30 代码:R-PDSO-G16
长度:10.06 mm负载电容(CL):50 pF
逻辑集成电路类型:D LATCH最大I(ol):0.004 A
湿度敏感等级:1位数:1
功能数量:1端子数量:16
最高工作温度:85 °C最低工作温度:-40 °C
输出极性:TRUE封装主体材料:PLASTIC/EPOXY
封装代码:SOP封装等效代码:SOP16,.3
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
包装方法:TAPE AND REEL峰值回流温度(摄氏度):260
电源:2/6 VProp。Delay @ Nom-Sup:46 ns
传播延迟(tpd):250 ns认证状态:Not Qualified
座面最大高度:2.2 mm子类别:FF/Latches
最大供电电压 (Vsup):6 V最小供电电压 (Vsup):2 V
标称供电电压 (Vsup):4.5 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子形式:GULL WING端子节距:1.27 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
触发器类型:LOW LEVEL宽度:5.5 mm
Base Number Matches:1

HD74HC259FPEL 数据手册

 浏览型号HD74HC259FPEL的Datasheet PDF文件第2页浏览型号HD74HC259FPEL的Datasheet PDF文件第3页浏览型号HD74HC259FPEL的Datasheet PDF文件第4页浏览型号HD74HC259FPEL的Datasheet PDF文件第5页浏览型号HD74HC259FPEL的Datasheet PDF文件第6页浏览型号HD74HC259FPEL的Datasheet PDF文件第7页 
HD74HC259  
8-bit Addressable Latch  
REJ03D0603–0200  
(Previous ADE-205-480)  
Rev.2.00  
Jan 31, 2006  
Description  
The HD74HC259 has a single data input (D), 8 latch outputs (Q0-Q7), 3 address inputs (A, B, and C), a common enable  
input (E), and a common clear input. To operate this device as an addressable latch, data is held on the D input, and the  
address of the latch into which the data is to be entered is held on the A, B and C inputs. When enable is taken low the  
data flows through to the addressed output. The data is stored when enable transitions from low to high. All  
unaddressed latches will remain unaffected. With enable in the high state the device is deselected, and all latches  
remain in their previous state, unaffected by changes on the data or address inputs. To eliminate the possibility of  
entering erroneous data into the latches, the enable should be held high (inactive) while the address lines are changing.  
If enable is held high and clear is taken low all eight latches are cleared to a low state. If enable is low all latches except  
the addressed latch will be cleared. The addressed latch will instead follow the D input, effectively implementing a 3-  
to-8 line decoder.  
Features  
High Speed Operation: tpd (Data to Output) = 16 ns typ (CL = 50 pF)  
High Output Current: Fanout of 10 LSTTL Loads  
Wide Operating Voltage: VCC = 2 to 6 V  
Low Input Current: 1 µA max  
Low Quiescent Supply Current: ICC (static) = 4 µA max (Ta = 25°C)  
Ordering Information  
Package Code  
(Previous Code)  
Package  
Abbreviation  
Taping Abbreviation  
(Quantity)  
Part Name  
HD74HC259P  
Package Type  
DILP-16 pin  
PRDP0016AE-B  
(DP-16FV)  
P
PRSP0016DH-B  
(FP-16DAV)  
HD74HC259FPEL SOP-16 pin (JEITA)  
HD74HC259RPEL SOP-16 pin (JEDEC)  
FP  
RP  
EL (2,000 pcs/reel)  
EL (2,500 pcs/reel)  
PRSP0016DG-A  
(FP-16DNV)  
Note: Please consult the sales office for the above package availability.  
Rev.2.00 Jan 31, 2006 page 1 of 9  

与HD74HC259FPEL相关器件

型号 品牌 获取价格 描述 数据表
HD74HC259FP-EL HITACHI

获取价格

D Latch, HC/UH Series, 1-Func, Low Level Triggered, 1-Bit, True Output, CMOS, PDSO16, FP-1
HD74HC259FPEL-E RENESAS

获取价格

IC,LATCH,SINGLE,8-BIT,HC-CMOS,SOP,16PIN,PLASTIC
HD74HC259P RENESAS

获取价格

8-bit Addressable Latch
HD74HC259RP RENESAS

获取价格

D LATCH, PDSO16, FP-16DN
HD74HC259RPEL RENESAS

获取价格

8-bit Addressable Latch
HD74HC259RP-EL HITACHI

获取价格

D Latch, HC/UH Series, 1-Func, Low Level Triggered, 1-Bit, True Output, CMOS, PDSO16, FP-1
HD74HC266P HITACHI

获取价格

XNOR Gate, HC/UH Series, 4-Func, 2-Input, CMOS, PDIP14, DP-14
HD74HC266T HITACHI

获取价格

XNOR Gate, HC/UH Series, 4-Func, 2-Input, CMOS, PDSO14, TSSOP-14
HD74HC27 HITACHI

获取价格

Triple 3-input NOR Gates
HD74HC27 RENESAS

获取价格

Triple 3-input NOR Gates