HD74ALVC16836

更新时间： 2024-11-18 22:55:03

品牌	Logo	应用领域
日立 - HITACHI		总线驱动器逻辑集成电路光电二极管
页数	文件大小	规格书
13页	58K
描述
20-bit Universal Bus Driver with 3-state Outputs

阅读下载

中文翻译

获取价格

如果您发现信息不准确，欢迎纠错

HD74ALVC16836 数据手册

HD74ALVC16836

20-bit Universal Bus Driver with 3-state Outputs

ADE-205-209 (Z)

Preliminary

1st. Edition

January 1998

Description

This 20-bit universal bus driver is designed for 2.3 V to 3.6 V V_CCoperation.

Data flow from A to Y is controlled by the output enable (OE) input. The device operates in the

transparent mode when the latch enable (LE) input is low. When LE is high, the A data is latched if the

clock (CLK) input is held at a high or low logic level. If LE is high, the A data is stored in the latch flip

flop on the low to high transition of CLK. When OE is high, the outputs are in the high impedance state.

To ensure the high impedance state during power up or power down, OE should be tied to V_CCthrough a

pullup resistor; the minimum value of the resistor is determined by the current sinking capability of the

driver.

Features

•

V_CC= 2.3 V to 3.6 V

Typical V_OLground bounce < 0.8 V (@V_CC= 3.3 V, Ta = 25°C)

Typical V_OHundershoot > 2.0 V (@V_CC= 3.3 V, Ta = 25°C)

High output current ±24 mA (@V_CC= 3.0 V)

12 3 4 5 6 7...13

中文翻译

下载PDF

型号	品牌	获取价格	描述	数据表
HD74ALVC16836T	HITACHI	获取价格	暂无描述
HD74ALVC1G00	RENESAS	获取价格	2-input NAND Gate
HD74ALVC1G00VSE	RENESAS	获取价格	2-input NAND Gate
HD74ALVC1G00VSE-E	RENESAS	获取价格	ALVC/VCX/A SERIES, 2-INPUT NAND GATE, PDSO5, VSON-5
HD74ALVC1G00VS-EL	RENESAS	获取价格	ALVC/VCX/A SERIES, 2-INPUT NAND GATE, PDSO5, VSON-5
HD74ALVC1G02	RENESAS	获取价格	2-input NOR Gate
HD74ALVC1G02_05	RENESAS	获取价格	2-input NOR Gate
HD74ALVC1G02VSE	RENESAS	获取价格	2-input NOR Gate
HD74ALVC1G02VSE-E	RENESAS	获取价格	暂无描述
HD74ALVC1G02VS-EL	RENESAS	获取价格	ALVC/VCX/A SERIES, 2-INPUT NOR GATE, PDSO5, VSON-5