5秒后页面跳转
HCS14D/SAMPLE PDF预览

HCS14D/SAMPLE

更新时间: 2024-11-21 20:03:55
品牌 Logo 应用领域
瑞萨 - RENESAS 输入元件逻辑集成电路
页数 文件大小 规格书
8页 160K
描述
HC/UH SERIES, HEX 1-INPUT INVERT GATE, CDIP14, SIDE BRAZED, CERAMIC, DIP-14

HCS14D/SAMPLE 技术参数

生命周期:Obsolete零件包装代码:DIP
包装说明:DIP,针数:14
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.66系列:HC/UH
JESD-30 代码:R-CDIP-T14长度:19.43 mm
逻辑集成电路类型:INVERTER功能数量:6
输入次数:1端子数量:14
封装主体材料:CERAMIC, METAL-SEALED COFIRED封装代码:DIP
封装形状:RECTANGULAR封装形式:IN-LINE
传播延迟(tpd):22 ns认证状态:Not Qualified
座面最大高度:1 mm最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):4.5 V标称供电电压 (Vsup):5 V
表面贴装:NO技术:CMOS
端子形式:THROUGH-HOLE端子节距:2.54 mm
端子位置:DUAL宽度:7.62 mm
Base Number Matches:1

HCS14D/SAMPLE 数据手册

 浏览型号HCS14D/SAMPLE的Datasheet PDF文件第2页浏览型号HCS14D/SAMPLE的Datasheet PDF文件第3页浏览型号HCS14D/SAMPLE的Datasheet PDF文件第4页浏览型号HCS14D/SAMPLE的Datasheet PDF文件第5页浏览型号HCS14D/SAMPLE的Datasheet PDF文件第6页浏览型号HCS14D/SAMPLE的Datasheet PDF文件第7页 
HCS14MS  
Radiation Hardened  
HEX Inverting Schmitt Trigger  
August 1995  
Features  
Pinouts  
14 LEAD CERAMIC DUAL-IN-LINE  
METAL SEAL PACKAGE (SBDIP)  
MIL-STD-1835 CDIP2-T14  
TOP VIEW  
• 3 Micron Radiation Hardened SOS CMOS  
• Total Dose 200K RAD(Si)  
• SEP Effective LET No Upsets: >100 MEV-cm2/mg  
• Single Event Upset (SEU) Immunity < 2 x 10-9 Errors/Bit-Day  
(Typ)  
• Dose Rate Survivability: >1 x 1012 Rads (Si)/s  
• Dose Rate Upset >1010 RAD (Si)/s 20ns Pulse  
• Latch-Up Free Under Any Conditions  
• Military Temperature Range: -55oC to +125oC  
• Significant Power Reduction Compared to LSTTL ICs  
• DC Operating Voltage Range: 4.5V to 5.5V  
A1  
Y1  
1
2
3
4
5
6
7
14 VCC  
13 A6  
12 Y6  
11 A5  
10 Y5  
A2  
Y2  
A3  
Y3  
9
8
A4  
Y4  
GND  
• Input Logic Levels  
- VIL = 30% of VCC Max  
- VIH = 70% of VCC Min  
14 LEAD CERAMIC METAL SEAL  
FLATPACK PACKAGE (FLATPACK)  
MIL-STD-1835 CDFP3-F14  
TOP VIEW  
• Input Current Levels Ii 5µA at VOL, VOH  
A1  
Y1  
1
2
3
4
5
6
7
14  
13  
12  
11  
10  
9
VCC  
A6  
Y6  
Description  
The Intersil HCS14MS is a Radiation Hardened HEX Inverting  
Schmitt trigger. A high on any input forces the output to a Low  
state.  
A2  
Y2  
A5  
Y5  
A3  
The HCS14MS utilizes advanced CMOS/SOS technology to  
achieve high-speed operation. This device is a member of  
radiation hardened, high-speed, CMOS/SOS Logic Family.  
Y3  
A4  
Y4  
GND  
8
The HCS14MS is supplied in a 14 lead Ceramic flatpack Package  
(K suffix) or a 14 lead SBDIP Package (D suffix).  
TRUTH TABLE  
INPUTS  
An  
OUTPUTS  
Yn  
Ordering Information  
L
H
L
PART  
NUMBER  
TEMPERATURE SCREENING  
RANGE LEVEL  
PACKAGE  
H
o
o
HCS14DMSR  
HCS14KMSR  
-55 C to +125 C Intersil Class  
S Equivalent  
14 Lead SBDIP  
NOTE: L = Logic Level Low,  
H = Logic level High  
o
o
-55 C to +125 C Intersil Class  
S Equivalent  
14 Lead Ceramic  
Flatpack  
o
Functional Diagram  
HCS14D/  
Sample  
+25 C  
Sample  
Sample  
Die  
14 Lead SBDIP  
o
An  
Yn  
HCS14K/  
Sample  
+25 C  
14 Lead Ceramic  
Flatpack  
o
HCS14HMSR  
+25 C  
Die  
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.  
Spec Number 518752  
File Number 3049.1  
1-888-INTERSIL or 321-724-7143 | Copyright © Intersil Corporation 1999  
1

与HCS14D/SAMPLE相关器件

型号 品牌 获取价格 描述 数据表
HCS14DMSH RENESAS

获取价格

HC/UH SERIES, HEX 1-INPUT INVERT GATE, CDIP14
HCS14DMSR INTERSIL

获取价格

Radiation Hardened HEX Inverting Schmitt Trigger
HCS14DMSR RENESAS

获取价格

HC/UH SERIES, HEX 1-INPUT INVERT GATE, CDIP14, SIDE BRAZED, CERAMIC, DIP-14
HCS14HMSR INTERSIL

获取价格

Radiation Hardened HEX Inverting Schmitt Trigger
HCS14HMSR RENESAS

获取价格

HC/UH SERIES, HEX 1-INPUT INVERT GATE, UUC14
HCS14K INTERSIL

获取价格

Radiation Hardened HEX Inverting Schmitt Trigger
HCS14KMSH RENESAS

获取价格

HC/UH SERIES, HEX 1-INPUT INVERT GATE, CDFP14
HCS14KMSR INTERSIL

获取价格

Radiation Hardened HEX Inverting Schmitt Trigger
HCS14KMSR RENESAS

获取价格

HC/UH SERIES, HEX 1-INPUT INVERT GATE, CDFP14
HCS14MS INTERSIL

获取价格

Radiation Hardened HEX Inverting Schmitt Trigger