5秒后页面跳转
HCS02KMSR PDF预览

HCS02KMSR

更新时间: 2024-09-26 22:28:47
品牌 Logo 应用领域
英特矽尔 - INTERSIL 触发器逻辑集成电路
页数 文件大小 规格书
8页 147K
描述
Radiation Hardened Quad 2-Input NOR Gate

HCS02KMSR 数据手册

 浏览型号HCS02KMSR的Datasheet PDF文件第2页浏览型号HCS02KMSR的Datasheet PDF文件第3页浏览型号HCS02KMSR的Datasheet PDF文件第4页浏览型号HCS02KMSR的Datasheet PDF文件第5页浏览型号HCS02KMSR的Datasheet PDF文件第6页浏览型号HCS02KMSR的Datasheet PDF文件第7页 
HCS02MS  
Radiation Hardened  
Quad 2-Input NOR Gate  
August 1995  
Features  
Pinouts  
14 LEAD CERAMIC DUAL-IN-LINE  
METAL SEAL PACKAGE (SBDIP)  
MIL-STD-1835 CDIP2-T14  
TOP VIEW  
• 3 Micron Radiation Hardened SOS CMOS  
• Total Dose 200K RAD(Si)  
• SEP Effective LET No Upsets: >100 MEV-cm2/mg  
• Single Event Upset (SEU) Immunity < 2 x 10-9 Errors/Bit-Day  
(Typ)  
• Dose Rate Survivability: >1 x 1012 Rads (Si)/s  
• Dose Rate Upset >1010 RAD(Si)/s 20ns Pulse  
Y1  
A1  
1
2
3
4
5
6
7
14 VCC  
13 Y4  
12 B4  
11 A4  
10 Y3  
B1  
Y2  
• Latch-Up Free Under Any Conditions  
A2  
• Military Temperature Range: -55oC to +125oC  
• Significant Power Reduction Compared to LSTTL ICs  
• DC Operating Voltage Range: 4.5V to 5.5V  
B2  
9
8
B3  
A3  
GND  
14 LEAD CERAMIC METAL SEAL  
FLATPACK PACKAGE (FLATPACK)  
MIL-STD-1835 CDFP3-F14  
TOP VIEW  
• Input Logic Levels  
- VIL = 30% of VCC Max  
- VIH = 70% of VCC Min  
• Input Current Levels Ii 5µA at VOL, VOH  
Y1  
A1  
1
2
3
4
5
6
7
14  
13  
12  
11  
10  
9
VCC  
Y4  
Description  
B1  
B4  
A4  
Y3  
Y2  
The Intersil HCS02MS is a Radiation Hardened Quad 2-Input NOR  
Gate. A low on both inputs forces the output to a High state.  
A2  
B2  
B3  
A3  
The HCS02MS utilizes advanced CMOS/SOS technology to  
achieve high-speed operation. This device is a member of  
radiation hardened, high-speed, CMOS/SOS Logic Family.  
GND  
8
The HCS02MS is supplied in a 14 lead Ceramic Flatpack Package  
(K suffix) or a 14 lead SBDIP Package (D suffix).  
TRUTH TABLE  
INPUTS  
OUTPUTS  
An  
L
Bn  
L
Yn  
H
L
Ordering Information  
PART  
NUMBER  
TEMPERATURE SCREENING  
RANGE LEVEL  
L
H
L
PACKAGE  
H
H
L
o
o
HCS02DMSR  
HCS02KMSR  
-55 C to +125 C Intersil Class  
S Equivalent  
14 Lead SBDIP  
H
L
NOTE: L = Logic Level Low, H = Logic level High  
o
o
-55 C to +125 C Intersil Class  
S Equivalent  
14 Lead Ceramic  
Flatpack  
Functional Diagram  
o
HCS02D/  
Sample  
+25 C  
Sample  
Sample  
Die  
14 Lead SBDIP  
An  
(2, 5, 8, 11)  
o
HCS02K/  
Sample  
+25 C  
14 Lead Ceramic  
Flatpack  
Yn  
(1, 4, 10, 13)  
o
HCS02HMSR  
+25 C  
Die  
Bn  
(3, 6, 9, 12)  
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.  
Spec Number 518744  
File Number 2433.2  
1-888-INTERSIL or 321-724-7143 | Copyright © Intersil Corporation 1999  
1

与HCS02KMSR相关器件

型号 品牌 获取价格 描述 数据表
HCS02MS INTERSIL

获取价格

Radiation Hardened Quad 2-Input NOR Gate
HCS04D INTERSIL

获取价格

Radiation Hardened Hex Inverter
HCS04DMSH RENESAS

获取价格

IC,LOGIC GATE,HEX INVERTER,CMOS, RAD HARD,DIP,14PIN,CERAMIC
HCS04DMSR RENESAS

获取价格

HC/UH SERIES, HEX 1-INPUT INVERT GATE, CDIP14
HCS04DMSR INTERSIL

获取价格

Radiation Hardened Hex Inverter
HCS04HMSR INTERSIL

获取价格

Radiation Hardened Hex Inverter
HCS04HMSR RENESAS

获取价格

HC/UH SERIES, HEX 1-INPUT INVERT GATE, UUC14
HCS04K INTERSIL

获取价格

Radiation Hardened Hex Inverter
HCS04K/SAMPLE RENESAS

获取价格

HC/UH SERIES, HEX 1-INPUT INVERT GATE, CDFP14, CERAMIC, DFP-14
HCS04KMSH RENESAS

获取价格

Inverter, HC/UH Series, 6-Func, 1-Input, CMOS, CDFP14