HCPL-J456-000E

更新时间： 2024-01-18 23:03:28

品牌	Logo	应用领域
安华高科 - AVAGO		光电输出元件栅驱动
页数	文件大小	规格书
21页	374K
描述
Intelligent Power Module and Gate Drive Interface Optocouplers

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

HCPL-J456-000E 技术参数

是否Rohs认证：	符合	生命周期：	Active
包装说明：	0.300 INCH, ROHS COMPLIANT, DIP-8	Reach Compliance Code：	compliant
ECCN代码：	EAR99	HTS代码：	8541.40.80.00
风险等级：	1.76	其他特性：	UL RECOGNIZED, VDE APPROVED
配置：	SINGLE	最大正向电流：	0.02 A
最大绝缘电压：	3750 V	JESD-609代码：	e3
元件数量：	1	最大通态电流：	0.015 A
最高工作温度：	100 °C	最低工作温度：	-40 °C
光电设备类型：	LOGIC IC OUTPUT OPTOCOUPLER	最小供电电压：	4.5 V
端子面层：	Matte Tin (Sn)	Base Number Matches：	1

HCPL-J456-000E 数据手册

IPM Dead Time and Propagation Delay Speciﬁcations

delays used to calculate PDD are taken at equal tem-

peratures since the optocouplers under consideration

are typically mounted in close proximity to each other.

(Speciﬁcally, t_PLHmaxand t_PHLminin the previous equa-

tion are not the same as the t_PLHmaxand t_PHLmin, over the

full operating temperature range, speciﬁed in the data

sheet.) This delay is the maximum value for the propaga-

tion delay diﬀerence speciﬁcation which is speciﬁed at

450ns for the HCPL-4506 series over an operating tem-

perature range of -40°C to 100°C.

The HCPL-4506 series include a Propagation Delay Diﬀer-

ence speciﬁcation intended to help designers minimize

“dead time” in their power inverter designs. Dead time is

the time period during which both the high and low side

power transistors (Q1 and Q2 in Figure 24) are oﬀ. Any

overlap in Q1 and Q2 conduction will result in large cur-

rents ﬂowing through the power devices between the

high and low voltage motor rails.

To minimize dead time the designer must consider the

propagation delay characteristics of the optocoupler

as well as the characteristics of the IPM IGBT gate drive

circuit. Considering only the delay characteristics of the

optocoupler (the characteristics of the IPM IGBT gate

drive circuit can be analyzed in the same way) it is impor-

Delaying the LED signal by the maximum propagation

delay diﬀerence ensures that the minimum dead time

is zero, but it does not tell a designer what the maxi-

mum dead time will be. The maximum dead time oc-

curs in the highly unlikely case where one optocoupler

with the fastest t_PLHand another with the slowest t_PHL

are in the same inverter leg. The maximum dead

time in this case becomes the sum of the spread

inthet_PLHandt_PHLpropagationdelaysasshowninFigure26.

The maximum dead time is also equivalent to the diﬀer-

ence between the maximum and minimum propagation

delay diﬀerence speciﬁcations. The maximum dead time

(due to the optocouplers) for the HCPL-4506 series is

600ns (= 450ns -(-150ns) ) over an operating tempera-

ture range of -40°C to 100°C.

tant to know the minimum and maximum turn-on (t_PHL

)

and turn-oﬀ (t_PLH) propagation delay speciﬁcations, pref-

erably over the desired operating temperature range.

The limiting case of zero dead time occurs when the in-

put to Q1 turns oﬀ at the same time that the input to

Q2 turns on. This case determines the minimum de-

lay between LED1 turn-oﬀ and LED2 turn-on, which

is related to the worst case optocoupler propagation

delay waveforms, as shown in Figure 25. A minimum

dead time of zero is achieved in Figure 25 when the

signal to turn on LED2 is delayed by (t_{PLH max}- t_PHL

_min) from the LED1 turn oﬀ. Note that the propagation

For product information and a complete list of distributors, please go to our website: www.avagotech.com

Avago, Avago Technologies, and the A logo are trademarks of Avago Technologies Limited in the United States and other countries.

AV02-1360EN - June 20, 2008

1...18 19 2021

中文翻译

下载PDF

与HCPL-J456-000E相关器件

型号	品牌	描述	获取价格	数据表
HCPL-J456-300	AVAGO	1 CHANNEL LOGIC OUTPUT OPTOCOUPLER, 0.300 INCH, SURFACE MOUNT, DIP-8	获取价格
HCPL-J456300E	AVAGO	1 CHANNEL LOGIC OUTPUT OPTOCOUPLER, 0.300 INCH, LEAD FREE, DIP-8	获取价格
HCPL-J456-300E	AGILENT	Logic IC Output Optocoupler, 1-Element, 3750V Isolation, 0.300 INCH, SURFACE MOUNT, DIP-8	获取价格
HCPL-J456-500	AVAGO	1 CHANNEL LOGIC OUTPUT OPTOCOUPLER, 0.300 INCH, DIP-8	获取价格
HCPL-J456500E	AVAGO	1 CHANNEL LOGIC OUTPUT OPTOCOUPLER, 0.300 INCH, LEAD FREE, DIP-8	获取价格
HCPL-J456-500E	AGILENT	Logic IC Output Optocoupler, 1-Element, 3750V Isolation, 0.300 INCH, DIP-8	获取价格
HCPL-J784-300	ETC	Isolation Amplifier	获取价格
HCPL-M452	AVAGO	HCPL-M452/HCPL-M453 Small Outline, 5 Lead, High Speed Optocouplers	获取价格
HCPL-M452	AGILENT	Small Outline, 5 Lead, High Speed Optocouplers	获取价格
HCPL-M452#500	AVAGO	1 CHANNEL LOGIC OUTPUT OPTOCOUPLER, 1Mbps, MO-155, SOP-5	获取价格

与HCPL-J456-000E相关文章

晶闸管阳极与阴极之间加电压时控制极的电流流动分析
2024-06-05

6
探究MOS管沟道夹断后载流子传输机制及其电路设计影响
2024-06-05

6
光敏电阻的工作原理、作用及检测方法
2024-06-05

4
ENC28J60以太网控制器全面解析：特性、应用、引脚说明
2024-06-05

2

产品中心

服务支持

精选活动

关于我们

帮助中心

HCPL-J456-000E

HCPL-J456-000E 技术参数

HCPL-J456-000E 数据手册

与HCPL-J456-000E相关器件

与HCPL-J456-000E相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

HCPL-J456-000E

HCPL-J456-000E 技术参数

HCPL-J456-000E 数据手册

与HCPL-J456-000E相关器件

与HCPL-J456-000E相关文章

您还可以找

您在本页遇到什么问题？