5秒后页面跳转
HCF4042 PDF预览

HCF4042

更新时间: 2024-01-02 06:06:32
品牌 Logo 应用领域
意法半导体 - STMICROELECTRONICS /
页数 文件大小 规格书
13页 303K
描述
QUAD CLOCKED ”D” LATCH

HCF4042 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
Reach Compliance Code:not_compliant风险等级:5.92
JESD-30 代码:R-PDSO-G16JESD-609代码:e0
负载电容(CL):50 pF逻辑集成电路类型:D LATCH
位数:1功能数量:4
端子数量:16最高工作温度:85 °C
最低工作温度:-40 °C封装主体材料:PLASTIC/EPOXY
封装代码:SOP封装等效代码:SOP16,.25
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
电源:3/15 VProp。Delay @ Nom-Sup:450 ns
认证状态:Not Qualified子类别:FF/Latches
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子面层:Tin/Lead (Sn/Pb)
端子形式:GULL WING端子节距:1.27 mm
端子位置:DUALBase Number Matches:1

HCF4042 数据手册

 浏览型号HCF4042的Datasheet PDF文件第2页浏览型号HCF4042的Datasheet PDF文件第3页浏览型号HCF4042的Datasheet PDF文件第4页浏览型号HCF4042的Datasheet PDF文件第5页浏览型号HCF4042的Datasheet PDF文件第6页浏览型号HCF4042的Datasheet PDF文件第7页 
HCC/HCF4042B  
QUAD CLOCKED ”D” LATCH  
.
.
.
.
.
CLOCK POLARITY CONTROL  
Q AND Q OUTPUTS  
COMMON CLOCK  
LOW POWER TTL COMPATIBLE  
STANDARDIZED SYMMETRICAL OUTPUT  
CHARACTERISTICS  
QUIESCENT CURRENT SPECIFIED TO 20V  
FOR HCC DEVICE  
5V, 10V, AND 15V PARAMETRIC RATINGS  
INPUT CURRENT OF 100nA AT 18V AND 25°C  
FOR HCC DEVICE  
100% TESTED FOR QUIESCENT CURRENT  
MEETS ALLREQUIREMENTS OF JEDECTEN-  
TATIVESTANDARDN°13A, ”STANDARD SPE-  
CIFICATIONS FOR DESCRIPTION OF ”B”  
SERIES CMOS DEVICES”  
EY  
F
.
(Plastic Package)  
(Ceramic Package)  
.
.
.
.
C1  
M1  
(Plastic Chip Carrier)  
(Micro Package)  
ORDER CODES :  
HCC4042BF  
HCF4042BM1  
HCF4042BEY  
HCF4042BC1  
PIN CONNECTIONS  
DESCRIPTION  
The HCC4042B (extended temperature range) and  
HCF4042B (intermediate temperature range) are  
monolithic integrated circuit, available in 16-lead  
dual in-line plastic or ceramic package and plastic  
micro package.  
The HCC/HCF4042B types contain four latch cir-  
cuits, each strobed by a common clock. Com-  
plementary buffered outputs are available from  
each circuit. The impedance of the n- and p-channel  
output devices is balanced and all outputs are elec-  
trically identical.  
Information present at the data input is transferred  
to outputs Q and Q during the CLOCK level which  
is programmed by the POLARITY input. For PO-  
LARITY= 0 the transfer occurs during the 0 CLOCK  
level and for POLARITY = 1 the transfer occurs dur-  
ing the 1 CLOCK level. The outputs follow the data  
input providing the CLOCK and POLARITY levels  
defined above are present. When a CLOCK transi-  
tion occurs (positive for POLARITY= 0 and negative  
for POLARITY = 1) the information present at the  
input during the CLOCK transition is retained at the  
outputs until an opposite CLOCK transition occurs.  
June 1989  
1/13  

与HCF4042相关器件

型号 品牌 获取价格 描述 数据表
HCF4042B STMICROELECTRONICS

获取价格

QUAD CLOCKED ”D” LATCH
HCF4042B_01 STMICROELECTRONICS

获取价格

QUAD CLOCKED D LATCH
HCF4042BC1 STMICROELECTRONICS

获取价格

QUAD CLOCKED ”D” LATCH
HCF4042BEY STMICROELECTRONICS

获取价格

QUAD CLOCKED ”D” LATCH
HCF4042BF ETC

获取价格

1-Bit D-Type Latch
HCF4042BM STMICROELECTRONICS

获取价格

IC,LATCH,QUAD,1-BIT,CMOS,SOP,16PIN,PLASTIC
HCF4042BM1 STMICROELECTRONICS

获取价格

QUAD CLOCKED ”D” LATCH
HCF4042M013TR STMICROELECTRONICS

获取价格

QUAD CLOCKED D LATCH
HCF4043 ETC

获取价格

QUAD NOR 3-STATE R-S LATCHES
HCF4043B STMICROELECTRONICS

获取价格

QUAD 3-STATE R-S LATCHES