5秒后页面跳转
HCF4044BE PDF预览

HCF4044BE

更新时间: 2024-11-19 13:00:43
品牌 Logo 应用领域
意法半导体 - STMICROELECTRONICS 锁存器
页数 文件大小 规格书
13页 304K
描述
IC,LATCH,QUAD,1-BIT,CMOS,DIP,16PIN,PLASTIC

HCF4044BE 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
Reach Compliance Code:not_compliant风险等级:5.83
JESD-30 代码:R-PDIP-T16JESD-609代码:e0
负载电容(CL):50 pF逻辑集成电路类型:R-S LATCH
位数:1功能数量:4
端子数量:16最高工作温度:85 °C
最低工作温度:-40 °C输出特性:3-STATE
封装主体材料:PLASTIC/EPOXY封装代码:DIP
封装等效代码:DIP16,.3封装形状:RECTANGULAR
封装形式:IN-LINE电源:3/15 V
Prop。Delay @ Nom-Sup:300 ns认证状态:Not Qualified
子类别:FF/Latches表面贴装:NO
技术:CMOS温度等级:INDUSTRIAL
端子面层:Tin/Lead (Sn/Pb)端子形式:THROUGH-HOLE
端子节距:2.54 mm端子位置:DUAL
Base Number Matches:1

HCF4044BE 数据手册

 浏览型号HCF4044BE的Datasheet PDF文件第2页浏览型号HCF4044BE的Datasheet PDF文件第3页浏览型号HCF4044BE的Datasheet PDF文件第4页浏览型号HCF4044BE的Datasheet PDF文件第5页浏览型号HCF4044BE的Datasheet PDF文件第6页浏览型号HCF4044BE的Datasheet PDF文件第7页 
HCC/HCF4043B  
HCC/HCF4044B  
QUAD 3-STATE R-S LATCHES  
QUAD NOR  
R-S LATCH-4043B  
R-S LATCH-4044B  
QUAD NAND  
.
.
.
QUIESCENT CURRENT SPECIFIED TO 20V  
FOR HCC DEVICE  
3-LEVEL OUTPUTS WITH COMMON OUTPUT  
ENABLE  
EY  
F
(Plastic Package)  
(Ceramic Frit Seal Package)  
SEPARATE SET AND RESET INPUT FOR  
EACH LATCH  
5V, 10V, AND 15V PARAMETRIC RATINGS  
NOR AND NAND CONFIGURATIONS  
INPUT CURRENT OF 100nA AT 18V AND 25°C  
FOR HCC DEVICE  
100% TESTED FOR QUIESCENT CURRENT  
MEETS ALLREQUIREMENTS OF JEDECTEN-  
TATIVESTANDARDN°13A, ”STANDARD SPE-  
CIFICATIONS FOR DESCRIPTION OF ”B”  
SERIES CMOS DEVICES”  
.
.
.
M1  
C1  
.
.
(Micro Package)  
(Plastic Chip Carrier)  
ORDER CODES :  
HCC40XXBF  
HCF40XXBEY  
HCF40XXBM1  
HCF40XXBC1  
PIN CONNECTIONS  
4043B  
DESCRIPTION  
The HCC4043B, HCC4044B, (extended tempera-  
ture range) and the HCF4043B, HCF4044B (inter-  
mediate temperature range) are monolithic  
integrated circuits, available in 16-lead dual in-line  
plastic or ceramic package and plastic micropack-  
age. The HCC/HCF4043B types are quad cross-  
coupled 3-state COS/MOS NOR latches and the  
HCC/HCF4044B types are quad cross-coupled 3-  
state COS/MOS NAND latches. Each latch has a  
separate Q output and individual SET and RESET  
inputs. The Q outputs are controlled by a common  
ENABLE input. A logic ”1” or ”high” on the ENABLE  
input connects the latch states to the Q outputs. A  
logic ”0” or ”low” on the ENABLE input disconnects  
the latch states from the Q outputs, resulting in an  
open circuit condition on the Q outputs. The open  
circuit feature allows common bussing of the out-  
puts.  
4044B  
June 1989  
1/13  

与HCF4044BE相关器件

型号 品牌 获取价格 描述 数据表
HCF4044BEY STMICROELECTRONICS

获取价格

QUAD 3-STATE R-S LATCHES
HCF4044BF STMICROELECTRONICS

获取价格

QUAD 3-STATE R-S LATCHES
HCF4044BM STMICROELECTRONICS

获取价格

IC,LATCH,QUAD,1-BIT,CMOS,SOP,16PIN,PLASTIC
HCF4044BM013TR STMICROELECTRONICS

获取价格

IC,LATCH,QUAD,1-BIT,CMOS,SOP,16PIN,PLASTIC
HCF4044BM1 STMICROELECTRONICS

获取价格

QUAD 3-STATE R-S LATCHES
HCF4045BE ETC

获取价格

Asynchronous Up Counter
HCF4045BF ETC

获取价格

Asynchronous Up Counter
HCF4045BM1 ETC

获取价格

Asynchronous Up Counter
HCF4046 ETC

获取价格

MICROPOWER PHASE-LOCKED LOOP
HCF4046B STMICROELECTRONICS

获取价格

MICRMICROPOWER PHASE-LOCKED LOOP _