Contents
3.2.12 Debug Unit.............................................................................................................39
4.0 Package Information ...................................................................................................................40
4.1
Package Description...........................................................................................................40
4.1.1 Package Drawings.................................................................................................40
4.1.2 Package Markings .................................................................................................43
4.1.3 Part Numbers.........................................................................................................44
Functional Signal Definitions ..............................................................................................46
Signal-Pin Descriptions.......................................................................................................89
Package Thermal Specifications ......................................................................................114
4.2
4.3
4.4
5.0 Electrical Specifications ...........................................................................................................115
5.1
5.2
Absolute Maximum Ratings..............................................................................................115
, V , V , V , V Pin Requirements.................................116
V
CCPLL1
CCPLL2
CCPLL3 CCOSCP
CCOSC
5.2.1
5.2.2
5.2.3
5.2.4
5.2.5
V
V
V
V
V
Requirement..........................................................................................116
Requirement..........................................................................................116
Requirement..........................................................................................117
Requirement ........................................................................................117
CCPLL1
CCPLL2
CCPLL3
CCOSCP
Requirement ..........................................................................................118
CCOSC
5.3
5.4
5.5
RCOMP Pin Requirements...............................................................................................119
DDRI_RCOMP Pin Requirements....................................................................................119
DC Specifications .............................................................................................................120
5.5.1 Operating Conditions...........................................................................................120
5.5.2 PCI DC Parameters.............................................................................................120
5.5.3 USB 1.1 DC Parameters......................................................................................121
5.5.4 UTOPIA Level 2 DC Parameters.........................................................................121
5.5.5 MII/SMII DC Parameters......................................................................................122
5.5.6 MDI DC Parameters ............................................................................................122
5.5.7 DDRI SDRAM Bus DC Parameters.....................................................................122
5.5.8 Expansion Bus DC Parameters...........................................................................123
5.5.9 High-Speed, Serial Interface 0 DC Parameters...................................................124
5.5.10 High-Speed, Serial Interface 1 DC Parameters...................................................124
5.5.11 UART DC Parameters .........................................................................................124
5.5.12 Serial Peripheral Interface DC parameters..........................................................125
5.5.13 I2C Interface DC Parameters ..............................................................................125
5.5.14 GPIO DC Parameters..........................................................................................126
5.5.15 JTAG DC Parameters..........................................................................................126
5.5.16 Reset DC Parameters..........................................................................................126
5.5.17 All Remaining I/O DC Parameters.......................................................................127
AC Specifications..............................................................................................................127
5.6.1 Clock Signal Timings ...........................................................................................127
5.6.1.1 Processors’ Clock Timings...................................................................127
5.6.1.2 PCI Clock Timings ...............................................................................128
5.6.1.3 MII/SMII Clock Timings........................................................................129
5.6.1.4 UTOPIA Level 2 Clock Timings ...........................................................129
5.6.1.5 Expansion Bus Clock Timings .............................................................129
5.6.2 Bus Signal Timings..............................................................................................130
5.6.2.1 PCI.......................................................................................................130
5.6.2.2 USB 1.1 Interface.................................................................................131
5.6.2.3 UTOPIA Level 2...................................................................................132
5.6.2.4 MII/SMII................................................................................................133
5.6
May 2005
4
Intel® IXP45X and Intel® IXP46X Product Line of Network Processors Datasheet
Document Number: 306261-002
5秒后页面跳转
压敏电阻器在直流电路中的过压保护应用探讨
电感耐压值及其与电感大小的关系
CNY17F光耦合器：特性、应用、封装、引脚功能及替换型号解析
DS1307资料解析：特性、引脚说明、替代推荐
微信公众号
抖音公众号
浙公网安备 33010502006866号 浙ICP备10014259号-119
营业执照ICP证
技术参数
数据手册
如果您发现信息不准确，
