5秒后页面跳转
GVT73256A16J-10LC PDF预览

GVT73256A16J-10LC

更新时间: 2024-11-18 22:20:39
品牌 Logo 应用领域
赛普拉斯 - CYPRESS 存储内存集成电路静态存储器光电二极管
页数 文件大小 规格书
9页 142K
描述
256K x 16 Static RAM

GVT73256A16J-10LC 技术参数

是否无铅:含铅是否Rohs认证:不符合
生命周期:Obsolete零件包装代码:SOJ
包装说明:0.400 INCH, PLASTIC, SOJ-36针数:36
Reach Compliance Code:compliantECCN代码:3A991.B.2.A
HTS代码:8542.32.00.41风险等级:5.92
Is Samacsys:N最长访问时间:10 ns
I/O 类型:COMMONJESD-30 代码:R-PDSO-J36
JESD-609代码:e0长度:23.495 mm
内存密度:4194304 bit内存集成电路类型:STANDARD SRAM
内存宽度:16功能数量:1
端子数量:36字数:262144 words
字数代码:256000工作模式:ASYNCHRONOUS
最高工作温度:70 °C最低工作温度:
组织:256KX16输出特性:3-STATE
封装主体材料:PLASTIC/EPOXY封装代码:SOJ
封装等效代码:SOJ44,.44封装形状:RECTANGULAR
封装形式:SMALL OUTLINE并行/串行:PARALLEL
峰值回流温度(摄氏度):NOT SPECIFIED电源:3.3 V
认证状态:Not Qualified座面最大高度:3.683 mm
最大待机电流:0.0016 A最小待机电流:2 V
子类别:SRAMs最大压摆率:0.24 mA
最大供电电压 (Vsup):3.6 V最小供电电压 (Vsup):3 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
技术:CMOS温度等级:COMMERCIAL
端子面层:Tin/Lead (Sn/Pb)端子形式:J BEND
端子节距:1.27 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:10.16 mm
Base Number Matches:1

GVT73256A16J-10LC 数据手册

 浏览型号GVT73256A16J-10LC的Datasheet PDF文件第2页浏览型号GVT73256A16J-10LC的Datasheet PDF文件第3页浏览型号GVT73256A16J-10LC的Datasheet PDF文件第4页浏览型号GVT73256A16J-10LC的Datasheet PDF文件第5页浏览型号GVT73256A16J-10LC的Datasheet PDF文件第6页浏览型号GVT73256A16J-10LC的Datasheet PDF文件第7页 
33  
CY7C1041AV33/  
GVT73256A16  
PRELIMINARY  
256K x 16 Static RAM  
Functional Description  
Features  
• Fast access times: 10, 12 ns  
The CY7C1049AV33\GVT73512A8 is organized as a 262,144  
x 16 SRAM using a four-transistor memory cell with a high-per-  
formance, silicon gate, low-power CMOS process. Cypress  
SRAMs are fabricated using double-layer polysilicon, dou-  
ble-layer metal technology.  
• Fast OE access times: 5, 6, and 7 ns  
• Single +3.3V ±0.3V power supply  
• Fully static—no clock or timing strobes necessary  
• All inputs and outputs are TTL-compatible  
• Three state outputs  
• Center power and ground pins for greater noise  
immunity  
• Easy memory expansion with CE and OE options  
• Automatic CE power-down  
This device offers center power and ground pins for improved  
performance and noise immunity. Static design eliminates the  
need for external clocks or timing strobes. For increased sys-  
tem flexibility and eliminating bus contention problems, this de-  
vice offers Chip Enable (CE), separate Byte Enable controls  
(BLE and BHE) and Output Enable (OE) with this organization.  
• High-performance, low power consumption, CMOS  
double-poly, double-metal process  
• Packaged in 44-pin, 400-mil SOJ and 44-pin, 400-mil  
TSOP  
The device offers a low-power standby mode when chip is not  
selected. This allows system designers to meet low standby  
power requirements.  
Functional Block Diagram  
Pin Configuration  
VCC  
VSS  
SOJ/TSOP II  
Top View  
BLE#  
44  
43  
42  
41  
40  
39  
38  
1
2
3
4
5
6
A
A
A
A
0
17  
16  
15  
A
1
DQ1  
DQ8  
DQ9  
DQ16  
A
A0  
2
A
OE  
3
BHE  
BLE  
DQ  
DQ  
DQ  
A
4
CE  
DQ  
DQ  
DQ  
7
1
16  
MEMORY ARRAY  
512 ROWS X 256 X 16  
COLUMNS  
37  
36  
35  
34  
33  
8
2
3
15  
14  
13  
9
10  
11  
12  
13  
DQ  
DQ  
4
V
V
SS  
CC  
V
V
SS  
CC  
32  
31  
30  
29  
28  
27  
DQ  
DQ  
DQ  
DQ  
DQ  
12  
11  
5
6
7
8
DQ  
14  
15  
16  
DQ  
DQ  
NC  
10  
9
WE 17  
18  
A
14  
A
5
19  
26  
25  
A
A
A
A
6
13  
12  
11  
A
20  
21  
22  
A16  
7
POWER  
DOWN  
CE#  
BHE#  
WE#  
COLUMN DECODER  
A
24  
23  
8
9
A
A
10  
OE#  
Selection Guide  
CY7C1049AV33-10/ CY7C1049AV33-12/  
GVT73512A8-10  
GVT73512A8-12  
Maximum Access Time (ns)  
10  
240  
10  
12  
210  
10  
Maximum Operating Current (mA)  
Maximum CMOS Standby Current (mA)  
Com’l/Ind’l  
Com’l  
L
3.0  
3.0  
Cypress Semiconductor Corporation  
3901 North First Street  
San Jose  
CA 95134  
408-943-2600  
June 15, 2000