5秒后页面跳转
GS8662DT07BGD-300I PDF预览

GS8662DT07BGD-300I

更新时间: 2024-01-12 04:19:28
品牌 Logo 应用领域
GSI 静态存储器内存集成电路
页数 文件大小 规格书
28页 406K
描述
QDR SRAM, 8MX8, 0.45ns, CMOS, PBGA165, 13 X 15 MM, 1 MM PITCH, ROHS COMPLIANT, FPBGA-165

GS8662DT07BGD-300I 技术参数

是否Rohs认证:符合生命周期:Active
零件包装代码:BGA包装说明:LBGA,
针数:165Reach Compliance Code:compliant
ECCN代码:3A991.B.2.BHTS代码:8542.32.00.41
Factory Lead Time:8 weeks风险等级:5.71
Is Samacsys:N最长访问时间:0.45 ns
其他特性:PIPELINED ARCHITECTUREJESD-30 代码:R-PBGA-B165
长度:15 mm内存密度:67108864 bit
内存集成电路类型:QDR SRAM内存宽度:8
功能数量:1端子数量:165
字数:8388608 words字数代码:8000000
工作模式:SYNCHRONOUS最高工作温度:85 °C
最低工作温度:-40 °C组织:8MX8
封装主体材料:PLASTIC/EPOXY封装代码:LBGA
封装形状:RECTANGULAR封装形式:GRID ARRAY, LOW PROFILE
并行/串行:PARALLEL峰值回流温度(摄氏度):NOT SPECIFIED
座面最大高度:1.4 mm最大供电电压 (Vsup):1.9 V
最小供电电压 (Vsup):1.7 V标称供电电压 (Vsup):1.8 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子形式:BALL
端子节距:1 mm端子位置:BOTTOM
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:13 mm
Base Number Matches:1

GS8662DT07BGD-300I 数据手册

 浏览型号GS8662DT07BGD-300I的Datasheet PDF文件第2页浏览型号GS8662DT07BGD-300I的Datasheet PDF文件第3页浏览型号GS8662DT07BGD-300I的Datasheet PDF文件第4页浏览型号GS8662DT07BGD-300I的Datasheet PDF文件第5页浏览型号GS8662DT07BGD-300I的Datasheet PDF文件第6页浏览型号GS8662DT07BGD-300I的Datasheet PDF文件第7页 
GS8662DT07/10/19/37BD-450/400/350/333/300  
450 MHz–300 MHz  
72Mb SigmaQuad-II+TM  
Burst of 4 SRAM  
165-Bump BGA  
Commercial Temp  
Industrial Temp  
1.8 V V  
DD  
1.8 V and 1.5 V I/O  
are just one element in a family of low power, low voltage  
HSTL I/O SRAMs designed to operate at the speeds needed to  
implement economical high performance networking systems.  
Features  
• 2.0 Clock Latency  
• Simultaneous Read and Write SigmaQuad™ Interface  
• JEDEC-standard pinout and package  
• Dual Double Data Rate interface  
• Byte Write controls sampled at data-in time  
• Burst of 4 Read and Write  
• Dual-Range On-Die Termination (ODT) on Data (D), Byte  
Write (BW), and Clock (K, K) inputs  
• 1.8 V +100/–100 mV core power supply  
• 1.5 V or 1.8 V HSTL Interface  
Clocking and Addressing Schemes  
The GS8662DT07/10/19/37BD SigmaQuad-II+ SRAMs are  
synchronous devices. They employ two input register clock  
inputs, K and K. K and K are independent single-ended clock  
inputs, not differential inputs to a single differential clock input  
buffer.  
• Pipelined read operation  
• Fully coherent read and write pipelines  
• ZQ pin for programmable output drive strength  
• Data Valid Pin (QVLD) Support  
• IEEE 1149.1 JTAG-compliant Boundary Scan  
• 165-bump, 13 mm x 15 mm, 1 mm bump pitch BGA package  
• RoHS-compliant 165-bump BGA package available  
Each internal read and write operation in a SigmaQuad-II+ B4  
RAM is four times wider than the device I/O bus. An input  
data bus de-multiplexer is used to accumulate incoming data  
before it is simultaneously written to the memory array. An  
output data multiplexer is used to capture the data produced  
from a single memory array read and then route it to the  
appropriate output drivers as needed. Therefore the address  
field of a SigmaQuad-II+ B4 RAM is always two address pins  
less than the advertised index depth (e.g., the 8M x 8 has a 2M  
addressable index).  
SigmaQuadFamily Overview  
The GS8662DT07/10/19/37BD are built in compliance with  
the SigmaQuad-II+ SRAM pinout standard for Separate I/O  
synchronous SRAMs. They are 75,497,472-bit (72Mb)  
SRAMs. The GS8662DT07/10/19/37BD SigmaQuad SRAMs  
Parameter Synopsis  
-450  
-400  
2.5 ns  
0.45 ns  
-350  
2.86 ns  
0.45 ns  
-333  
-300  
tKHKH  
tKHQV  
2.22 ns  
0.45 ns  
3.0 ns  
0.45 ns  
3.3 ns  
0.45 ns  
Rev: 1.00a 11/2011  
1/28  
© 2011, GSI Technology  
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.  

与GS8662DT07BGD-300I相关器件

型号 品牌 描述 获取价格 数据表
GS8662DT07BGD-300IT GSI QDR SRAM, 8MX8, 0.45ns, CMOS, PBGA165, 13 X 15 MM, 1 MM PITCH, ROHS COMPLIANT, FPBGA-165

获取价格

GS8662DT07BGD-300T GSI QDR SRAM, 8MX8, 0.45ns, CMOS, PBGA165, 13 X 15 MM, 1 MM PITCH, ROHS COMPLIANT, FPBGA-165

获取价格

GS8662DT07BGD-333 GSI 165 BGA

获取价格

GS8662DT07BGD-333I GSI 72Mb SigmaQuad-IITM Burst of 4 SRAM

获取价格

GS8662DT07BGD-350 GSI JEDEC-standard pinout and package

获取价格

GS8662DT07BGD-350I GSI Dual Double Data Rate interface

获取价格