5秒后页面跳转
捷配首页

Datasheet > GS8162V18AD-200IT
GS8162V18AD-200IT PDF预览

GS8162V18AD-200IT

更新时间： 2024-11-21 14:29:51
品牌 Logo 应用领域
GSI 静态存储器内存集成电路
页数 文件大小 规格书
37页 947K
描述
Cache SRAM, 1MX18, 6.5ns, CMOS, PBGA165, 13 X 15 MM, 1 MM PITCH, FBGA-165

阅读下载

中文翻译

获取价格

GS8162V18AD-200IT 技术参数

是否无铅： 含铅是否Rohs认证： 不符合
生命周期：Obsolete零件包装代码：BGA
包装说明：13 X 15 MM, 1 MM PITCH, FBGA-165针数：165
Reach Compliance Code：not_compliantECCN代码：3A991.B.2.B
HTS代码：8542.32.00.41风险等级：5.92
最长访问时间：6.5 ns其他特性：FLOW-THROUGH OR PIPELINED ARCHITECTURE
JESD-30 代码：R-PBGA-B165JESD-609代码：e0
长度：15 mm内存密度：18874368 bit
内存集成电路类型：CACHE SRAM内存宽度：18
功能数量：1端子数量：165
字数：1048576 words字数代码：1000000
工作模式：SYNCHRONOUS最高工作温度：85 °C
最低工作温度：-40 °C组织：1MX18
封装主体材料：PLASTIC/EPOXY封装代码：TBGA
封装形状：RECTANGULAR封装形式：GRID ARRAY, THIN PROFILE
并行/串行：PARALLEL峰值回流温度（摄氏度）：NOT SPECIFIED
认证状态：Not Qualified座面最大高度：1.2 mm
最大供电电压 (Vsup)：2 V最小供电电压 (Vsup)：1.6 V
标称供电电压 (Vsup)：1.8 V表面贴装：YES
技术：CMOS温度等级：INDUSTRIAL
端子面层：Tin/Lead (Sn/Pb)端子形式：BALL
端子节距：1 mm端子位置：BOTTOM
处于峰值回流温度下的最长时间：NOT SPECIFIED宽度：13 mm
Base Number Matches：1

GS8162V18AD-200IT 数据手册

 浏览型号GS8162V18AD-200IT的Datasheet PDF文件第2页浏览型号GS8162V18AD-200IT的Datasheet PDF文件第3页浏览型号GS8162V18AD-200IT的Datasheet PDF文件第4页浏览型号GS8162V18AD-200IT的Datasheet PDF文件第5页浏览型号GS8162V18AD-200IT的Datasheet PDF文件第6页浏览型号GS8162V18AD-200IT的Datasheet PDF文件第7页 
Preliminary  
GS8162V18A(B/D)/GS8162V36A(B/D)/GS8162V72A(C)  
119-, 165- & 209-Pin BGA  
Commercial Temp  
Industrial Temp  
350 MHz–150 MHz  
1M x 18, 512K x 36, 256K x 72  
18Mb S/DCD Sync Burst SRAMs  
1.8 V VDD  
1.8 V I/O  
via the FT mode . Holding the FT mode pin low places the RAM in  
Flow Through mode, causing output data to bypass the Data Output  
Register. Holding FT high places the RAM in Pipeline mode,  
activating the rising-edge-triggered Data Output Register.  
Features  
• FT pin for user-configurable flow through or pipeline operation  
• Single/Dual Cycle Deselect selectable  
• IEEE 1149.1 JTAG-compatible Boundary Scan  
• ZQ mode pin for user-selectable high/low output drive  
• 1.8 V +10%/–10% core power supply  
• LBO pin for Linear or Interleaved Burst mode  
• Internal input resistors on mode pins allow floating mode pins  
• Default to SCD x18/x36 Interleaved Pipeline mode  
• Byte Write (BW) and/or Global Write (GW) operation  
• Internal self-timed write cycle  
• Automatic power-down for portable applications  
• JEDEC-standard 119-, 165-, and 209-bump BGA package  
SCD and DCD Pipelined Reads  
The GS8162V18A(B/D)/GS8162V36A(B/D)/GS8162V72A(C) is an  
SCD (Single Cycle Deselect) and DCD (Dual Cycle Deselect)  
pipelined synchronous SRAM. DCD SRAMs pipeline disable  
commands to the same degree as read commands. SCD SRAMs  
pipeline deselect commands one stage less than read commands. SCD  
RAMs begin turning off their outputs immediately after the deselect  
command has been captured in the input registers. DCD RAMs hold  
the deselect command for one full cycle and then begin turning off  
their outputs just after the second rising edge of clock. The user may  
configure this SRAM for either mode of operation using the SCD  
mode input.  
Functional Description  
Applications  
The GS8162V18A(B/D)/GS8162V36A(B/D)/GS8162V72A(C) is an  
18,874,368-bit high performance synchronous SRAM with a 2-bit  
burst address counter. Although of a type originally developed for  
Level 2 Cache applications supporting high performance CPUs, the  
device now finds application in synchronous SRAM applications,  
ranging from DSP main store to networking chip set support.  
Byte Write and Global Write  
Byte write operation is performed by using Byte Write enable (BW)  
input combined with one or more individual byte write signals (Bx).  
In addition, Global Write (GW) is available for writing all bytes at one  
time, regardless of the Byte Write control inputs.  
FLXDrive™  
Controls  
The ZQ pin allows selection between high drive strength (ZQ low) for  
multi-drop bus applications and normal drive strength (ZQ floating or  
high) point-to-point applications. See the Output Driver  
Characteristics chart for details.  
Addresses, data I/Os, chip enable (E1), address burst control inputs  
(ADSP, ADSC, ADV), and write control inputs (Bx, BW, GW) are  
synchronous and are controlled by a positive-edge-triggered clock  
input (CK). Output enable (G) and power down control (ZZ) are  
asynchronous inputs. Burst cycles can be initiated with either ADSP  
or ADSC inputs. In Burst mode, subsequent burst addresses are  
generated internally and are controlled by ADV. The burst address  
counter may be configured to count in either linear or interleave order  
with the Linear Burst Order (LBO) input. The Burst function need not  
be used. New addresses can be loaded on every cycle with no  
degradation of chip performance.  
Sleep Mode  
Low power (Sleep mode) is attained through the assertion (High) of  
the ZZ signal, or by stopping the clock (CK). Memory data is retained  
during Sleep mode.  
Core and Interface Voltages  
The GS8162V18A(B/D)/GS8162V36A(B/D)/GS8162V72A(C)  
operates on a 1.8 V power supply. All input are 1.8 V compatible.  
Separate output power (VDDQ) pins are used to decouple output noise  
Flow Through/Pipeline Reads  
The function of the Data Output register can be controlled by the user  
from the internal circuits and are 1.8 V compatible.  
Parameter Synopsis  
-350 -333 -300 -250 -200 -150 Unit  
tKQ (x18/x36)  
tKQ (x72)  
tCycle  
1.8  
2.0  
2.85  
2.0  
2.2  
3.0  
2.2  
2.5  
3.3  
2.3  
2.6  
4.0  
2.7  
2.8  
5.0  
3.3  
3.3  
6.7  
ns  
ns  
Pipeline  
3-1-1-1  
395  
455  
—
370  
430  
—
335  
390  
495  
280  
330  
425  
230  
270  
345  
185  
210  
270  
mA  
mA  
mA  
Curr (x18)  
Curr (x32/x36)  
Curr (x72)  
tKQ  
tCycle  
4.5  
4.5  
4.7  
4.7  
5.0  
5.0  
5.5  
5.5  
6.5  
6.5  
7.5  
7.5  
ns  
ns  
Flow  
Through  
2-1-1-1  
270  
305  
—
250  
285  
—
230  
270  
345  
210  
240  
315  
185  
205  
275  
170  
190  
250  
mA  
mA  
mA  
Curr (x18)  
Curr (x32/x36)  
Curr (x72)  
Rev: 1.00a 6/2003  
1/37  
© 2003, Giga Semiconductor, Inc.  
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.  
ByteSafe is a Trademark of Giga Semiconductor, Inc. (GSI Technology).  
1234567...37

中文翻译

下载PDF

与GS8162V18AD-200IT相关器件

型号 品牌 获取价格 描述 数据表
GS8162V18AGB-150 GSI

获取价格

 		Cache SRAM, 1MX18, 7.5ns, CMOS, PBGA119, PLASTIC, BGA-119
GS8162V18AGB-200I GSI

获取价格

 		Cache SRAM, 1MX18, 6.5ns, CMOS, PBGA119, PLASTIC, BGA-119
GS8162V18AGB-200T GSI

获取价格

 		Cache SRAM, 1MX18, 6.5ns, CMOS, PBGA119, PLASTIC, BGA-119
GS8162V18AGB-300 GSI

获取价格

 		Cache SRAM, 1MX18, 5ns, CMOS, PBGA119, PLASTIC, BGA-119
GS8162V18AGB-300I GSI

获取价格

 		Cache SRAM, 1MX18, 5ns, CMOS, PBGA119, PLASTIC, BGA-119
GS8162V18AGB-333 GSI

获取价格

 		Cache SRAM, 1MX18, 4.7ns, CMOS, PBGA119, PLASTIC, BGA-119
GS8162V18AGB-333I GSI

获取价格

 		Cache SRAM, 1MX18, 4.7ns, CMOS, PBGA119, PLASTIC, BGA-119
GS8162V18AGB-333T GSI

获取价格

 		Cache SRAM, 1MX18, 4.7ns, CMOS, PBGA119, PLASTIC, BGA-119
GS8162V18AGB-350I GSI

获取价格

 		Cache SRAM, 1MX18, 4.5ns, CMOS, PBGA119, PLASTIC, BGA-119
GS8162V18AGB-350IT GSI

获取价格

 		Cache SRAM, 1MX18, 4.5ns, CMOS, PBGA119, PLASTIC, BGA-119

与GS8162V18AD-200IT相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证