5秒后页面跳转
FS6370-01TR PDF预览

FS6370-01TR

更新时间: 2024-02-28 14:11:45
品牌 Logo 应用领域
AMI 光电二极管
页数 文件大小 规格书
25页 1416K
描述
Clock Generator, CMOS, PDSO16,

FS6370-01TR 技术参数

生命周期:ObsoleteReach Compliance Code:unknown
风险等级:5.8JESD-30 代码:R-PDSO-G16
端子数量:16最高工作温度:70 °C
最低工作温度:封装主体材料:PLASTIC/EPOXY
封装代码:SOP封装等效代码:SOP16,.25
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
电源:3.3/5 V认证状态:Not Qualified
子类别:Clock Generators表面贴装:YES
技术:CMOS温度等级:COMMERCIAL
端子形式:GULL WING端子节距:1.27 mm
端子位置:DUALBase Number Matches:1

FS6370-01TR 数据手册

 浏览型号FS6370-01TR的Datasheet PDF文件第3页浏览型号FS6370-01TR的Datasheet PDF文件第4页浏览型号FS6370-01TR的Datasheet PDF文件第5页浏览型号FS6370-01TR的Datasheet PDF文件第7页浏览型号FS6370-01TR的Datasheet PDF文件第8页浏览型号FS6370-01TR的Datasheet PDF文件第9页 
FS6370-01  
EEPROM Programmable 3-PLL Clock Generator IC  
For sequential read operations, the EEPROM has an in-  
ternal address pointer that increments by one at the end  
7.0 Cost Reduction Migration Path  
of each read operation. The pointer directs the EEPROM  
to transmit the next sequentially addressed data byte,  
allowing the entire memory contents to be read in one  
operation.  
The FS6370 is compatible with the programmable regis-  
ter-based FS6377 or a fixed-frequency ROM-based clock  
generator. Attention should be paid to the board layout if  
a migration path to either of these devices is desired.  
6.2  
Direct Register Programming  
7.1  
Programming Migration Path  
The FS6370 control registers may be directly accessed  
by simply using the FS6370 device address in the read or  
write operations. The operation of the device will follow  
the register values. The register map of the FS6370 is  
identical to that of the EEPROM shown in Table 3.  
The FS6370 supports the Random Read and Write pro-  
cedures, as well as the Sequential Read and Write pro-  
cedures described on Page 7.  
If the design can support I2C programming overhead, a  
cost reduction from the EEPROM-based FS6370 to the  
register-based FS6377 is possible.  
Figure 5 shows the five pins that may not be compatible  
between the various devices if programming of the  
FS6370 or the FS6377 is desired.  
Figure 5: FS6370 to FS6377  
The device address for the FS6370 is:  
A6  
A5  
A4  
A3  
A2  
A1  
A0  
VSS  
SDA  
VDD  
SCL  
(FS6370)  
(FS6377)  
(FS6370)  
(FS6377)  
1
0
1
1
1
0
0
1
16  
PD/SCL  
2
3
4
5
6
7
8
15  
14  
13  
12  
11  
10  
9
SEL_CD  
CLK_A  
VDD  
(FS6370)  
PD  
VSS  
XIN  
CLK_B  
CLK_C  
VSS  
(FS6377)  
OE/SDA  
XOUT  
(FS6370)  
MODE  
CLK_D  
(FS6370)  
OE  
VDD  
(FS6377)  
ADDR  
(FS6377)  
7.2  
Non-Programming Migration Path  
If the design has solidified on a particular EEPROM pro-  
gramming pattern, the EEPROM pattern can be hard-  
coded into a ROM-based device. For high-volume re-  
quirements, a ROM-based device offers significant cost  
savings over the FS6370. Contact an AMI Sales repre-  
sentative for more detail.  
6

与FS6370-01TR相关器件

型号 品牌 获取价格 描述 数据表
FS6370-01-XTD ONSEMI

获取价格

暂无描述
FS6370-01-XTD AMI

获取价格

Clock Generator, CMOS, PDSO16,
FS6370-01-XTP AMI

获取价格

Clock Generator, CMOS, PDSO16,
FS6377 ONSEMI

获取价格

Programmable 3-PLL Clock Generator IC
FS6377-01 AMI

获取价格

Programmable 3-PLL Clock Generator IC
FS6377-01G AMI

获取价格

Programmable 3-PLL Clock Generator IC
FS6377-01G-XTD ONSEMI

获取价格

Programmable 3-PLL Clock Generator IC
FS6377-01G-XTP ONSEMI

获取价格

Programmable 3-PLL Clock Generator IC
FS6377-01I ONSEMI

获取价格

暂无描述
FS6377-01IG AMI

获取价格

Clock Generator, 150MHz, CMOS, PDSO16, 0.150 INCH, GREEN, SOIC-16