5秒后页面跳转
EPF10K200SRC240-1 PDF预览

EPF10K200SRC240-1

更新时间: 2024-01-24 02:21:23
品牌 Logo 应用领域
阿尔特拉 - ALTERA 可编程逻辑
页数 文件大小 规格书
110页 1604K
描述
Loadable PLD, 0.3ns, CMOS, PQFP240, 34.60 X 34.60 MM, 0.50 MM PITCH, RQFP-240

EPF10K200SRC240-1 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
包装说明:FQFP, QFP240,1.3SQ,20Reach Compliance Code:compliant
ECCN代码:3A991HTS代码:8542.39.00.01
风险等级:5.09Is Samacsys:N
JESD-30 代码:S-PQFP-G240JESD-609代码:e0
长度:32 mm湿度敏感等级:3
I/O 线路数量:182输入次数:182
逻辑单元数量:9984输出次数:182
端子数量:240最高工作温度:70 °C
最低工作温度:组织:182 I/O
输出函数:MIXED封装主体材料:PLASTIC/EPOXY
封装代码:FQFP封装等效代码:QFP240,1.3SQ,20
封装形状:SQUARE封装形式:FLATPACK, FINE PITCH
峰值回流温度(摄氏度):220电源:2.5,2.5/3.3 V
可编程逻辑类型:LOADABLE PLD传播延迟:0.3 ns
认证状态:Not Qualified座面最大高度:4.1 mm
子类别:Field Programmable Gate Arrays最大供电电压:2.625 V
最小供电电压:2.375 V标称供电电压:2.5 V
表面贴装:YES技术:CMOS
温度等级:COMMERCIAL端子面层:Tin/Lead (Sn/Pb)
端子形式:GULL WING端子节距:0.5 mm
端子位置:QUAD处于峰值回流温度下的最长时间:30
宽度:32 mmBase Number Matches:1

EPF10K200SRC240-1 数据手册

 浏览型号EPF10K200SRC240-1的Datasheet PDF文件第4页浏览型号EPF10K200SRC240-1的Datasheet PDF文件第5页浏览型号EPF10K200SRC240-1的Datasheet PDF文件第6页浏览型号EPF10K200SRC240-1的Datasheet PDF文件第8页浏览型号EPF10K200SRC240-1的Datasheet PDF文件第9页浏览型号EPF10K200SRC240-1的Datasheet PDF文件第10页 
FLEX 10KE Embedded Programmable Logic Devices Data Sheet  
For more information on FLEX device configuration, see the following  
documents:  
f
Configuration Devices for APEX & FLEX Devices Data Sheet  
BitBlaster Serial Download Cable Data Sheet  
ByteBlasterMV Parallel Port Download Cable Data Sheet  
MasterBlaster Download Cable Data Sheet  
Application Note 116 (Configuring APEX 20K, FLEX 10K, & FLEX 6000  
Devices)  
FLEX 10KE devices are supported by the Altera development systems,  
which are integrated packages that offer schematic, text (including  
AHDL), and waveform design entry, compilation and logic synthesis, full  
simulation and worst-case timing analysis, and device configuration. The  
Altera software provides EDIF 2 0 0 and 3 0 0, LPM, VHDL, Verilog HDL,  
and other interfaces for additional design entry and simulation support  
from other industry-standard PC- and UNIX workstation-based EDA  
tools.  
The Altera software works easily with common gate array EDA tools for  
synthesis and simulation. For example, the Altera software can generate  
Verilog HDL files for simulation with tools such as Cadence Verilog-XL.  
Additionally, the Altera software contains EDA libraries that use device-  
specific features such as carry chains, which are used for fast counter and  
arithmetic functions. For instance, the Synopsys Design Compiler library  
supplied with the Altera development system includes DesignWare  
functions that are optimized for the FLEX 10KE architecture.  
The Altera development system runs on Windows-based PCs and Sun  
SPARCstation, and HP 9000 Series 700/ 800.  
See the MAX+PLUS II Programmable Logic Development System & Software  
Data Sheet and the Quartus Programmable Logic Development System &  
Software Data Sheet for more information.  
f
Altera Corporation  
7

EPF10K200SRC240-1 替代型号

型号 品牌 替代类型 描述 数据表
EPF10K200SRC240-3N ALTERA

类似代替

Loadable PLD, 0.8ns, CMOS, PQFP240, 34.60 X 34.60 MM, 0.50 MM PITCH, RQFP-240
EPF10K200SRC240-2 ALTERA

类似代替

Loadable PLD, 0.6ns, CMOS, PQFP240, 34.60 X 34.60 MM, 0.50 MM PITCH, RQFP-240

与EPF10K200SRC240-1相关器件

型号 品牌 获取价格 描述 数据表
EPF10K200SRC240-1N ALTERA

获取价格

Loadable PLD, 0.3ns, CMOS, PQFP240, 34.60 X 34.60 MM, 0.50 MM PITCH, RQFP-240
EPF10K200SRC240-1X ETC

获取价格

Field Programmable Gate Array (FPGA)
EPF10K200SRC240-2 ALTERA

获取价格

Loadable PLD, 0.6ns, CMOS, PQFP240, 34.60 X 34.60 MM, 0.50 MM PITCH, RQFP-240
EPF10K200SRC240-2N ALTERA

获取价格

Loadable PLD, 0.6ns, CMOS, PQFP240, 34.60 X 34.60 MM, 0.50 MM PITCH, RQFP-240
EPF10K200SRC240-2X ALTERA

获取价格

Loadable PLD, 0.6ns, CMOS, PQFP240, 34.60 X 34.60 MM, 0.50 MM PITCH, RQFP-240
EPF10K200SRC240-3 ALTERA

获取价格

Loadable PLD, 0.8ns, CMOS, PQFP240, 34.60 X 34.60 MM, 0.50 MM PITCH, RQFP-240
EPF10K200SRC240-3N ALTERA

获取价格

Loadable PLD, 0.8ns, CMOS, PQFP240, 34.60 X 34.60 MM, 0.50 MM PITCH, RQFP-240
EPF10K20BC356-4 ALTERA

获取价格

Loadable PLD, 23.8ns, CMOS, PBGA356, HEAT SINK, BGA-356
EPF10K20BC356-5 ALTERA

获取价格

Loadable PLD, 27ns, CMOS, PBGA356, HEAT SINK, BGA-356
EPF10K20BI356-4 ALTERA

获取价格

Loadable PLD, 23.8ns, CMOS, PBGA356, HEAT SINK, BGA-356