5秒后页面跳转
EPF10K20RC208-4 PDF预览

EPF10K20RC208-4

更新时间: 2024-02-08 18:17:03
品牌 Logo 应用领域
阿尔特拉 - ALTERA 可编程逻辑器件输入元件LTE时钟
页数 文件大小 规格书
128页 1707K
描述
Embedded Programmable Logic Device Family

EPF10K20RC208-4 技术参数

是否Rohs认证:符合生命周期:Obsolete
包装说明:HFQFP, HQFP208,1.2SQ,20Reach Compliance Code:compliant
ECCN代码:EAR99HTS代码:8542.39.00.01
风险等级:5.16Is Samacsys:N
其他特性:1152 LOGIC ELEMENTS; CONFIGURABLE I/O OPERATION WITH 3.3V OR 5V最大时钟频率:67.11 MHz
JESD-30 代码:S-PQFP-G208JESD-609代码:e3
长度:28 mm湿度敏感等级:3
专用输入次数:4I/O 线路数量:147
输入次数:147逻辑单元数量:1152
输出次数:147端子数量:208
最高工作温度:70 °C最低工作温度:
组织:4 DEDICATED INPUTS, 147 I/O输出函数:REGISTERED
封装主体材料:PLASTIC/EPOXY封装代码:HFQFP
封装等效代码:HQFP208,1.2SQ,20封装形状:SQUARE
封装形式:FLATPACK, HEAT SINK/SLUG, FINE PITCH峰值回流温度(摄氏度):245
电源:3.3/5 V可编程逻辑类型:LOADABLE PLD
传播延迟:0.6 ns认证状态:Not Qualified
座面最大高度:4.1 mm子类别:Field Programmable Gate Arrays
最大供电电压:5.25 V最小供电电压:4.75 V
标称供电电压:5 V表面贴装:YES
技术:CMOS温度等级:COMMERCIAL
端子面层:Matte Tin (Sn)端子形式:GULL WING
端子节距:0.5 mm端子位置:QUAD
处于峰值回流温度下的最长时间:40宽度:28 mm
Base Number Matches:1

EPF10K20RC208-4 数据手册

 浏览型号EPF10K20RC208-4的Datasheet PDF文件第2页浏览型号EPF10K20RC208-4的Datasheet PDF文件第3页浏览型号EPF10K20RC208-4的Datasheet PDF文件第4页浏览型号EPF10K20RC208-4的Datasheet PDF文件第5页浏览型号EPF10K20RC208-4的Datasheet PDF文件第6页浏览型号EPF10K20RC208-4的Datasheet PDF文件第7页 
Includes  
FLEX 10KA  
FLEX 10K  
Embedded Programmable  
Logic Device Family  
®
January 2003, ver. 4.2  
Data Sheet  
The industry’s first embedded programmable logic device (PLD)  
family, providing System-on-a-Programmable-Chip (SOPC)  
integration  
Features...  
Embedded array for implementing megafunctions, such as  
efficient memory and specialized logic functions  
Logic array for general logic functions  
High density  
10,000 to 250,000 typical gates (see Tables 1 and 2)  
Up to 40,960 RAM bits; 2,048 bits per embedded array block  
(EAB), all of which can be used without reducing logic capacity  
System-level features  
MultiVoltTM I/O interface support  
5.0-V tolerant input pins in FLEX® 10KA devices  
Low power consumption (typical specification less than 0.5 mA  
in standby mode for most devices)  
FLEX 10K and FLEX 10KA devices support peripheral  
component interconnect Special Interest Group (PCI SIG) PCI  
Local Bus Specification, Revision 2.2  
FLEX 10KA devices include pull-up clamping diode, selectable  
on a pin-by-pin basis for 3.3-V PCI compliance  
Select FLEX 10KA devices support 5.0-V PCI buses with eight or  
fewer loads  
Built-in Joint Test Action Group (JTAG) boundary-scan test  
(BST) circuitry compliant with IEEE Std. 1149.1-1990, available  
without consuming any device logic  
Table 1. FLEX 10K Device Features  
Feature  
EPF10K10  
EPF10K10A  
EPF10K20  
EPF10K30  
EPF10K30A  
EPF10K40  
EPF10K50  
EPF10K50V  
Typical gates (logic and RAM) (1)  
Maximum system gates  
Logic elements (LEs)  
10,000  
31,000  
576  
20,000  
63,000  
1,152  
144  
30,000  
69,000  
1,728  
216  
40,000  
93,000  
2,304  
288  
50,000  
116,000  
2,880  
360  
Logic array blocks (LABs)  
Embedded array blocks (EABs)  
Total RAM bits  
72  
3
6
6
8
10  
6,144  
150  
12,288  
189  
12,288  
246  
16,384  
189  
20,480  
310  
Maximum user I/O pins  
Altera Corporation  
1
DS-F10K-4.2  

与EPF10K20RC208-4相关器件

型号 品牌 描述 获取价格 数据表
EPF10K20RC208-4N ALTERA 暂无描述

获取价格

EPF10K20RC208-4N INTEL Loadable PLD, 0.6ns, CMOS, PQFP208, RQFP-208

获取价格

EPF10K20RC240-3 INTEL Loadable PLD, 0.5ns, CMOS, PQFP240, RQFP-240

获取价格

EPF10K20RC240-3 ALTERA Loadable PLD, 0.5ns, CMOS, PQFP240, RQFP-240

获取价格

EPF10K20RC240-3N INTEL Loadable PLD, 0.5ns, CMOS, PQFP240, RQFP-240

获取价格

EPF10K20RC240-4 ALTERA Embedded Programmable Logic Device Family

获取价格