5秒后页面跳转
EPF10K200SPC240-3 PDF预览

EPF10K200SPC240-3

更新时间: 2023-08-15 00:00:00
品牌 Logo 应用领域
阿尔特拉 - ALTERA /
页数 文件大小 规格书
120页 1901K
描述
Loadable PLD, 16ns, CMOS, PQFP240, 34.60 X 34.60 MM, 0.50 MM PITCH, PLASTIC, QFP-240

EPF10K200SPC240-3 数据手册

 浏览型号EPF10K200SPC240-3的Datasheet PDF文件第4页浏览型号EPF10K200SPC240-3的Datasheet PDF文件第5页浏览型号EPF10K200SPC240-3的Datasheet PDF文件第6页浏览型号EPF10K200SPC240-3的Datasheet PDF文件第8页浏览型号EPF10K200SPC240-3的Datasheet PDF文件第9页浏览型号EPF10K200SPC240-3的Datasheet PDF文件第10页 
FLEX 10KE Embedded Programmable Logic Family Data Sheet  
For more information on FLEX device configuration, see the following  
documents:  
f
 
 
 
 
 
Configuration Devices for APEX & FLEX Devices Data Sheet  
BitBlaster Serial Download Cable Data Sheet  
ByteBlaster Parallel Port Download Cable Data Sheet  
ByteBlasterMV Parallel Port Download Cable Data Sheet  
Application Note 116 (Configuring APEX 20K,FLEX 10K, and FLEX 6000  
Devices)  
FLEX 10KE devices are supported by the MAX+PLUS II development  
system, which is an integrated package that offers schematic, text  
(including AHDL), and waveform design entry, compilation and logic  
synthesis, full simulation and worst-case timing analysis, and device  
configuration. The MAX+PLUS II software provides EDIF 2 0 0 and 3 0 0,  
LPM, VHDL, Verilog HDL, and other interfaces for additional design  
entry and simulation support from other industry-standard PC- and  
UNIX workstation-based EDA tools.  
The MAX+PLUS II software works easily with common gate array EDA  
tools for synthesis and simulation. For example, the MAX+PLUS II  
software can generate Verilog HDL files for simulation with tools such as  
Cadence Verilog-XL. Additionally, the MAX+PLUS II software contains  
EDA libraries that use device-specific features such as carry chains, which  
are used for fast counter and arithmetic functions. For instance, the  
Synopsys Design Compiler library supplied with the MAX+PLUS II  
development system includes DesignWare functions that are optimized  
for the FLEX 10KE architecture.  
The MAX+PLUS II development system runs on Windows-based PCs and  
Sun SPARCstation, and HP 9000 Series 700/800, and IBM RISC  
System/6000 workstations.  
See the MAX+PLUS II Programmable Logic Development System & Software  
Data Sheet for more information.  
f
Altera Corporation  
7

与EPF10K200SPC240-3相关器件

型号 品牌 描述 获取价格 数据表
EPF10K200SPI240-2 ALTERA Loadable PLD, 12ns, CMOS, PQFP240, 34.60 X 34.60 MM, 0.50 MM PITCH, PLASTIC, QFP-240

获取价格

EPF10K200SRC240-1 ALTERA Loadable PLD, 0.3ns, CMOS, PQFP240, 34.60 X 34.60 MM, 0.50 MM PITCH, RQFP-240

获取价格

EPF10K200SRC240-1N ALTERA Loadable PLD, 0.3ns, CMOS, PQFP240, 34.60 X 34.60 MM, 0.50 MM PITCH, RQFP-240

获取价格

EPF10K200SRC240-1X ETC Field Programmable Gate Array (FPGA)

获取价格

EPF10K200SRC240-2 ALTERA Loadable PLD, 0.6ns, CMOS, PQFP240, 34.60 X 34.60 MM, 0.50 MM PITCH, RQFP-240

获取价格

EPF10K200SRC240-2N ALTERA Loadable PLD, 0.6ns, CMOS, PQFP240, 34.60 X 34.60 MM, 0.50 MM PITCH, RQFP-240

获取价格