14 Pin DIP and SMD 5 Tap Low-Profile Fast Logic TTL
Compatible Active Delay Lines
Compatible with standard auto-insertable equipment and can be used in either infrared or vapor phase process.
Delays are ±5% or ±2 nS† DIP Part
SMD Part
Number
Delays are ±5% or ±2 nS† DIP Part
SMD Part
Number
Tap
Total
Number
Tap
Total
Number
5, 10, 15, 20
6, 12, 18, 24
7, 14, 21, 28
8, 16, 24, 32
9, 18, 27, 36
10, 20, 30, 40
12, 24, 36, 48
15, 30, 45, 60
20, 40, 60, 80
25, 50, 75, 100
30, 60, 90, 120
35, 70, 105, 140
25
30
35
40
45
50
60
EPA3368-25
EPA3368-30
EPA3368-35
EPA3368-40
EPA3368-45
EPA3368-50
EPA3368-60
EPA3368-75
EPA3368-100
EPA3368-125
EPA3368-150
EPA3368-175
EPA3368G-25
EPA3368G-30
EPA3368G-35
EPA3368G-40
EPA3368G-45
EPA3368G-50
EPA3368G-60
EPA3368G-75
EPA3368G-100
EPA3368G-125
EPA3368G-150
EPA3368G-175
40, 80, 120, 160
45, 90, 135, 180
50, 100, 150, 200
60, 120, 180, 240
70, 140, 210, 280
80, 160, 240, 320
84, 168, 252, 336
88, 176, 264, 352
200
225
250
300
350
400
420
440
EPA3368-200
EPA3368-225
EPA3368-250
EPA3368-300
EPA3368-350
EPA3368-400
EPA3368-420
EPA3368-440
EPA3368-450
EPA3368-470
EPA3368-500
EPA3368G-200
EPA3368G-225
EPA3368G-250
EPA3368G-300
EPA3368G-350
EPA3368G-400
EPA3368G-420
EPA3368G-440
EPA3368G-450
EPA3368G-470
EPA3368G-500
75
100
125
150
175
90, 180, 270, 360
84, 188, 282, 376
100, 200, 300, 400
450
470
500
†Whichever is greater.
Delay times referenced from input to leading edges at 25°C, 5.0V, with no load.
DC Electrical Characteristics
Parameter
Schematic
Test Conditions
Unit
Min. Max.
V
V
V
High-Level Output Voltage
Low-Level Output Voltage
Input Clamp Voltage
V
= Min. V = Max. I = Max. 2.7
IL OH
V
V
V
µA
OH
OL
IK
CC
V
= Min. V = Min. I = Max.
0.5
-1.2
20
CC
IH OL
V
= Min. I = II
K
CC
I
14
12
10
6
8
VCC
4
OUTPUT
I
IH
High-Level Input Current
V
= Max. V = 2.7V
CC IN
I
I
Low-Level Input Current
Short Circuit Output Current
V
= Max. V = 0.5V
-0.6
-150
mA
mA
IL
OS
CC IN
INPUT 1
V
CC
= Max. V
= 0.
-80
OUT
(One output at a time)
I
I
T
High-Level Supply Current
Low-Level Supply Current
Output Rise Time
V
= Max. V = OPEN
25
40
4
5
mA
mA
nS
7
GROUND
CCH
CCL
RO
CC
IN
IN
= Max. V
V
CC
= 0
Td ≤ 500 nS (0.75 to 2.4 Volts)
Td > 500 nS
nS
N
N
L
Fanout High-Level Output
Fanout Low-Level Output
V
V
CC
= Max. V
= Max. V
= 2.7V
= 0.5V
20 TTL LOAD
10 TTL LOAD
H
CC
OH
OL
Input Pulse Test Conditions @ 25° C
Unit
Recommended
Operating Conditions
Min. Max. Unit
E
IN
P
W
Pulse Input Voltage
3.2
110
2.0
1.0
100
5.0
Volts
%
nS
MHz
KHz
Volts
Pulse Width % of Total Delay
Pulse Rise Time (0.75 - 2.4 Volts)
Pulse Repetition Rate @ Td ≤ 200 nS
Pulse Repetition Rate @ Td > 200 nS
Supply Voltage
V
V
V
Supply Voltage
High-Level Input Voltage
Low-Level Input Voltage
Input Clamp Current
High-Level Output Current
4.75
2.0
V
V
5.25
CC
IH
IL
T
RI
P
RR
0.8
-18
V
mA
I
IK
V
CC
I
-1.0
20
mA
mA
%
OH
I
Low-Level Output Current
Pulse Width of Total Delay
OL
P
*
20
W
d*
Duty Cycle
%
50
T
A
Operating Free-Air Temperature
°C
0
+70
*These two values are inter-dependent.
.200
SMD Package
DIP Package
.085
Typ.
.200
PCA
EPA3368-XX
Date Code
Pin 1
I.D.
PCA
EPA3368G-XX
Pin 1
I.D.
.280
Max.
Suggested Solder
Pad Layout
.055
.420
.270
Date Code
.300
.780 Max.
.100
.300
Typ.
.200
Typ.
.770
.300
.030
.020
Min.
.010
± .005
.010
Typ.
.200
Max.
.155
.019
0°-8°
.010
Typ.
.020
Typ.
.100
Typ.
.035
.380
.365
± .002
.125 ± .01
Max.
DSA3368G-XX & DSA3368-XX Rev. - 3/18/97
QAF-CSO1 Rev. B 8/25/94
Unless Otherwise Noted Dimensions in Inches
Tolerances:
16799 SCHOENBORN ST.
NORTH HILLS, CA 91343
TEL: (818) 892-0761
Fractional = ± 1/32
E L E C T R O N I C S I N C .
.XX = ± .030
.XXX = ± .010
FAX: (818) 894-5791
5秒后页面跳转
解析光耦仿真器：升级光耦合器技术的必要性
英伟达新一代Blackwell GPU过热问题致交付延迟
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
微信公众号
抖音公众号
浙公网安备 33010502006866号 浙ICP备10014259号-119
营业执照ICP证
数据手册
如果您发现信息不准确，
