5秒后页面跳转
EP3CLS200F780C7 PDF预览

EP3CLS200F780C7

更新时间: 2024-01-12 01:37:27
品牌 Logo 应用领域
阿尔特拉 - ALTERA 时钟可编程逻辑
页数 文件大小 规格书
14页 306K
描述
Field Programmable Gate Array, 198464 CLBs, 450MHz, 198464-Cell, CMOS, PBGA780, 29 X 29 MM, 1 MM PITCH, FBGA-780

EP3CLS200F780C7 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Transferred零件包装代码:BGA
包装说明:LEAD FREE, FBGA-780针数:780
Reach Compliance Code:unknownECCN代码:3A991
HTS代码:8542.39.00.01风险等级:5.24
最大时钟频率:450 MHzJESD-30 代码:S-PBGA-B780
JESD-609代码:e1长度:29 mm
湿度敏感等级:3可配置逻辑块数量:198464
输入次数:413逻辑单元数量:198464
输出次数:413端子数量:780
最高工作温度:85 °C最低工作温度:
组织:198464 CLBS封装主体材料:PLASTIC/EPOXY
封装代码:BGA封装等效代码:BGA780,28X28,40
封装形状:SQUARE封装形式:GRID ARRAY
峰值回流温度(摄氏度):245电源:1.2,1.2/3.3,2.5 V
可编程逻辑类型:FIELD PROGRAMMABLE GATE ARRAY认证状态:Not Qualified
座面最大高度:2.4 mm子类别:Field Programmable Gate Arrays
最大供电电压:1.25 V最小供电电压:1.15 V
标称供电电压:1.2 V表面贴装:YES
技术:CMOS温度等级:OTHER
端子面层:Tin/Silver/Copper (Sn/Ag/Cu)端子形式:BALL
端子节距:1 mm端子位置:BOTTOM
处于峰值回流温度下的最长时间:40宽度:29 mm
Base Number Matches:1

EP3CLS200F780C7 数据手册

 浏览型号EP3CLS200F780C7的Datasheet PDF文件第3页浏览型号EP3CLS200F780C7的Datasheet PDF文件第4页浏览型号EP3CLS200F780C7的Datasheet PDF文件第5页浏览型号EP3CLS200F780C7的Datasheet PDF文件第7页浏览型号EP3CLS200F780C7的Datasheet PDF文件第8页浏览型号EP3CLS200F780C7的Datasheet PDF文件第9页 
1–6  
Chapter 1: Cyclone III Device Family Overview  
Cyclone III Device Family Architecture  
Table 1–4. Cyclone III Device Family Speed Grades (Part 2 of 2)  
Family  
Device  
E144  
M164  
P240  
F256  
U256  
F324  
F484  
U484  
F780  
C7, C8,  
I7  
EP3CLS70  
C7, C8, I7 C7, C8, I7  
C7, C8, I7 C7, C8, I7  
C7, C8,  
I7  
EP3CLS100  
EP3CLS150  
EP3CLS200  
Cyclone III  
LS  
C7, C8,  
I7  
C7, C8, I7  
C7, C8, I7  
C7, C8,  
I7  
Table 1–5 lists Cyclone III device family configuration schemes.  
Table 1–5. Cyclone III Device Family Configuration Schemes  
Configuration Scheme  
Active serial (AS)  
Cyclone III  
Cyclone III LS  
v
v
v
v
v
v
v
v
v
Active parallel (AP)  
Passive serial (PS)  
Fast passive parallel (FPP)  
Joint Test Action Group (JTAG)  
Cyclone III Device Family Architecture  
Cyclone III device family includes a customer-defined feature set that is optimized for  
portable applications and offers a wide range of density, memory, embedded  
multiplier, and I/O options. Cyclone III device family supports numerous external  
memory interfaces and I/O protocols that are common in high-volume applications.  
The Quartus II software features and parameterizable IP cores make it easier for you  
to use the Cyclone III device family interfaces and protocols.  
The following sections provide an overview of the Cyclone III device family features.  
Logic Elements and Logic Array Blocks  
The logic array block (LAB) consists of 16 logic elements and a LAB-wide control  
block. An LE is the smallest unit of logic in the Cyclone III device family architecture.  
Each LE has four inputs, a four-input look-up table (LUT), a register, and output logic.  
The four-input LUT is a function generator that can implement any function with four  
variables.  
f
For more information about LEs and LABs, refer to the Logic Elements and Logic Array  
Blocks in the Cyclone III Device Family chapter.  
Cyclone III Device Handbook  
Volume 1  
July 2012 Altera Corporation  
 

与EP3CLS200F780C7相关器件

型号 品牌 描述 获取价格 数据表
EP3CLS200F780C7N INTEL Field Programmable Gate Array, 198464 CLBs, 450MHz, 198464-Cell, CMOS, PBGA780, LEAD FREE,

获取价格

EP3CLS200F780C7N ALTERA Field Programmable Gate Array, 198464 CLBs, 450MHz, 198464-Cell, CMOS, PBGA780, LEAD FREE,

获取价格

EP3CLS200F780C8 ALTERA Field Programmable Gate Array, 198464 CLBs, 450MHz, 198464-Cell, CMOS, PBGA780, 29 X 29 MM

获取价格

EP3CLS200F780C8 INTEL Field Programmable Gate Array, 198464 CLBs, 450MHz, 198464-Cell, CMOS, PBGA780, 29 X 29 MM

获取价格

EP3CLS200F780C8N INTEL Field Programmable Gate Array, 198464 CLBs, 450MHz, 198464-Cell, CMOS, PBGA780, LEAD FREE,

获取价格

EP3CLS200F780I7 ALTERA Field Programmable Gate Array, 198464 CLBs, 450MHz, 198464-Cell, CMOS, PBGA780, 29 X 29 MM

获取价格