Datasheet > EP1S80B956I7

EP1S80B956I7

更新时间： 2024-11-19 19:43:27

品牌	Logo	应用领域
阿尔特拉 - ALTERA		栅
页数	文件大小	规格书
196页	1020K
描述
Field Programmable Gate Array, 79040-Cell, CMOS, PBGA956, 40 X 40 MM, 1.27 MM PITCH, BGA-956

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

EP1S80B956I7 技术参数

是否无铅：	含铅	是否Rohs认证：	不符合
生命周期：	Transferred	零件包装代码：	BGA
包装说明：	BGA, BGA956,31X31,50	针数：	956
Reach Compliance Code：	compliant	风险等级：	5.8
JESD-30 代码：	S-PBGA-B956	JESD-609代码：	e0
输入次数：	1238	逻辑单元数量：	79040
输出次数：	1238	端子数量：	956
封装主体材料：	PLASTIC/EPOXY	封装代码：	BGA
封装等效代码：	BGA956,31X31,50	封装形状：	SQUARE
封装形式：	GRID ARRAY	峰值回流温度（摄氏度）：	NOT SPECIFIED
电源：	1.5,1.5/3.3 V	可编程逻辑类型：	FIELD PROGRAMMABLE GATE ARRAY
认证状态：	Not Qualified	子类别：	Field Programmable Gate Arrays
最大供电电压：	1.575 V	最小供电电压：	1.425 V
标称供电电压：	1.5 V	表面贴装：	YES
技术：	CMOS	端子面层：	Tin/Lead (Sn/Pb)
端子形式：	BALL	端子节距：	1.27 mm
端子位置：	BOTTOM	处于峰值回流温度下的最长时间：	NOT SPECIFIED
Base Number Matches：	1

EP1S80B956I7 数据手册

Stratix

Programmable Logic

Device Family

April 2002, ver. 2.0

Data Sheet

The Stratix family of programmable logic devices (PLDs) is based on a

1.5-V, 0.13-µm, all-layer copper SRAM process, with densities up to

114,140 logic elements (LEs) and up to 10 Mbits of RAM. Stratix devices

offer up to 28 digital signal processing (DSP) blocks with up to

224 (9-bit × 9-bit) embedded multipliers, optimized for DSP applications

that enable efficient implementation of high-performance filters and

multipliers. Stratix devices support various I/ O standards and also offer

a complete clock management solution with its hierarchical clock

structure with up to 420-MHz performance and up to 12 phase-locked

loops (PLLs).

Introduction

Preliminary

Information

■

10,570 to 114,140 LEs; see Table 1

Features...

Up to 10,118,016 RAM bits (1,264,752 bytes) available without

reducing logic resources

TriMatrix^TMmemory consisting of three RAM block sizes to

implement true dual-port memory and first-in first-out (FIFO)

buffers up to 312 MHz

High-speed DSP blocks provide dedicated implementation of

multipliers (at up to 250 MHz), multiply- accumulate functions, and

finite impulse response (FIR) filters

■

Up to 16 global clocks with 22 clocking resources per device region

Up to 12 enhanced PLLs per device provide spread spectrum,

programmable bandwidth, clock switch-over, real-time PLL

reconfiguration, and advanced multiplication and phase shifting

Support for numerous single-ended and differential I/ O standards

High-speed differential I/ O support on up to 116 channels with up to

80 channels optimized for 840 megabits per second (Mbps)

Support for high-speed networking and communications bus

standards including RapidIO, UTOPIA IV, CSIX, HyperTransport^TM

technology, 10G Ethernet XSBI, SPI-4 Phase 2 (POS-PHY Level 4), and

SFI-4

■

Terminator^TMtechnology provides on-chip termination for

differential and single-ended I/ O pins with impedance matching

Support for high-speed external memory, including zero bus

turnaround (ZBT) SRAM, quad data rate (QDR and QDRII) SRAM,

double data rate (DDR) SDRAM, DDR fast cycle RAM (FCRAM), and

single data rate (SDR) SDRAM

■

Support for multiple intellectual property megafunctions from Altera

MegaCore^®functions and Altera Megafunction Partners Program

(AMPP^SM) megafunctions

Support for remote configuration updates

Altera Corporation

DS-STXFAMLY-2.0

12 3 4 5 6 7...196

中文翻译

下载PDF

与EP1S80B956I7相关器件

型号	品牌	获取价格	描述	数据表
EP1S80F1020C5N	ALTERA	获取价格	暂无描述
EP1S80F1020C6	ALTERA	获取价格	Field Programmable Gate Array, 79040-Cell, CMOS, PBGA1020, 33 X 33 MM, 1 MM PITCH, FBGA-10
EP1S80F1020C7	ALTERA	获取价格	Field Programmable Gate Array, 79040-Cell, CMOS, PBGA1020, 33 X 33 MM, 1 MM PITCH, FBGA-10
EP1S80F1020I7N	ALTERA	获取价格	Field Programmable Gate Array, 79040-Cell, CMOS, PBGA1020, 33 X 33 MM, 1 MM PITCH, LEAD FR
EP1S80F1508C5	ALTERA	获取价格	Field Programmable Gate Array, 79040-Cell, CMOS, PBGA1508, 40 X 40 MM, 1 MM PITCH, FBGA-15
EP1S80F1508C5ES	ALTERA	获取价格	Stratix Device Family Data Sheet
EP1S80F1508C5N	ALTERA	获取价格	暂无描述
EP1S80F1508C6	ALTERA	获取价格	Field Programmable Gate Array, 9191 CLBs, 79040-Cell, CMOS, PBGA1508, 40 X 40 MM, 1 MM PIT
EP1S80F1508C6ES	ALTERA	获取价格	Stratix Device Family Data Sheet
EP1S80F1508C6N	INTEL	获取价格	Field Programmable Gate Array, 9191 CLBs, 79040-Cell, CMOS, PBGA1508, 40 X 40 MM, 1 MM PIT

与EP1S80B956I7相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

22
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

14
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

44
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

43

产品中心

服务支持

精选活动

关于我们

帮助中心

EP1S80B956I7

EP1S80B956I7 技术参数

EP1S80B956I7 数据手册

与EP1S80B956I7相关器件

与EP1S80B956I7相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

EP1S80B956I7

EP1S80B956I7 技术参数

EP1S80B956I7 数据手册

与EP1S80B956I7相关器件

与EP1S80B956I7相关文章

您还可以找

您在本页遇到什么问题？