5秒后页面跳转
EP1S80F1923C7 PDF预览

EP1S80F1923C7

更新时间: 2024-11-19 19:43:27
品牌 Logo 应用领域
阿尔特拉 - ALTERA 可编程逻辑
页数 文件大小 规格书
196页 1020K
描述
Field Programmable Gate Array, 9191 CLBs, CMOS, PBGA1923, 45 X 45 MM, FINE LINE, BGA-1923

EP1S80F1923C7 技术参数

是否无铅: 含铅是否Rohs认证: 不符合
生命周期:Transferred零件包装代码:BGA
包装说明:BGA,针数:1923
Reach Compliance Code:compliant风险等级:5.8
JESD-30 代码:S-PBGA-B1923JESD-609代码:e0
湿度敏感等级:3可配置逻辑块数量:9191
端子数量:1923最高工作温度:85 °C
最低工作温度:组织:9191 CLBS
封装主体材料:PLASTIC/EPOXY封装代码:BGA
封装形状:SQUARE封装形式:GRID ARRAY
峰值回流温度(摄氏度):NOT SPECIFIED可编程逻辑类型:FIELD PROGRAMMABLE GATE ARRAY
认证状态:Not Qualified最大供电电压:1.575 V
最小供电电压:1.425 V标称供电电压:1.5 V
表面贴装:YES技术:CMOS
温度等级:OTHER端子面层:TIN LEAD
端子形式:BALL端子位置:BOTTOM
处于峰值回流温度下的最长时间:NOT SPECIFIEDBase Number Matches:1

EP1S80F1923C7 数据手册

 浏览型号EP1S80F1923C7的Datasheet PDF文件第2页浏览型号EP1S80F1923C7的Datasheet PDF文件第3页浏览型号EP1S80F1923C7的Datasheet PDF文件第4页浏览型号EP1S80F1923C7的Datasheet PDF文件第5页浏览型号EP1S80F1923C7的Datasheet PDF文件第6页浏览型号EP1S80F1923C7的Datasheet PDF文件第7页 
Stratix  
Programmable Logic  
Device Family  
®
April 2002, ver. 2.0  
Data Sheet  
The Stratix family of programmable logic devices (PLDs) is based on a  
1.5-V, 0.13-µm, all-layer copper SRAM process, with densities up to  
114,140 logic elements (LEs) and up to 10 Mbits of RAM. Stratix devices  
offer up to 28 digital signal processing (DSP) blocks with up to  
224 (9-bit × 9-bit) embedded multipliers, optimized for DSP applications  
that enable efficient implementation of high-performance filters and  
multipliers. Stratix devices support various I/ O standards and also offer  
a complete clock management solution with its hierarchical clock  
structure with up to 420-MHz performance and up to 12 phase-locked  
loops (PLLs).  
Introduction  
Preliminary  
Information  
10,570 to 114,140 LEs; see Table 1  
Features...  
Up to 10,118,016 RAM bits (1,264,752 bytes) available without  
reducing logic resources  
TriMatrixTM memory consisting of three RAM block sizes to  
implement true dual-port memory and first-in first-out (FIFO)  
buffers up to 312 MHz  
High-speed DSP blocks provide dedicated implementation of  
multipliers (at up to 250 MHz), multiply- accumulate functions, and  
finite impulse response (FIR) filters  
Up to 16 global clocks with 22 clocking resources per device region  
Up to 12 enhanced PLLs per device provide spread spectrum,  
programmable bandwidth, clock switch-over, real-time PLL  
reconfiguration, and advanced multiplication and phase shifting  
Support for numerous single-ended and differential I/ O standards  
High-speed differential I/ O support on up to 116 channels with up to  
80 channels optimized for 840 megabits per second (Mbps)  
Support for high-speed networking and communications bus  
standards including RapidIO, UTOPIA IV, CSIX, HyperTransportTM  
technology, 10G Ethernet XSBI, SPI-4 Phase 2 (POS-PHY Level 4), and  
SFI-4  
TerminatorTM technology provides on-chip termination for  
differential and single-ended I/ O pins with impedance matching  
Support for high-speed external memory, including zero bus  
turnaround (ZBT) SRAM, quad data rate (QDR and QDRII) SRAM,  
double data rate (DDR) SDRAM, DDR fast cycle RAM (FCRAM), and  
single data rate (SDR) SDRAM  
Support for multiple intellectual property megafunctions from Altera  
MegaCore® functions and Altera Megafunction Partners Program  
(AMPPSM) megafunctions  
Support for remote configuration updates  
Altera Corporation  
1
DS-STXFAMLY-2.0  

与EP1S80F1923C7相关器件

型号 品牌 获取价格 描述 数据表
EP1S-B3G1 NEC

获取价格

LOW SOUND PRESSURE
EP1S-B3G1T NEC

获取价格

LOW SOUND PRESSURE
EP1S-B3G1TT NEC

获取价格

LOW SOUND PRESSURE
EP1S-B3G2 NEC

获取价格

LOW SOUND PRESSURE
EP1S-B3G2T NEC

获取价格

LOW SOUND PRESSURE
EP1S-B3G2TT NEC

获取价格

LOW SOUND PRESSURE
EP1S-B3G3 NEC

获取价格

LOW SOUND PRESSURE
EP1S-B3G3T NEC

获取价格

LOW SOUND PRESSURE
EP1S-B3G3TT NEC

获取价格

LOW SOUND PRESSURE
EP1S-B3G4 NEC

获取价格

LOW SOUND PRESSURE