5秒后页面跳转
EP1K100QI208-2N PDF预览

EP1K100QI208-2N

更新时间: 2024-01-15 11:55:54
品牌 Logo 应用领域
阿尔特拉 - ALTERA 时钟可编程逻辑
页数 文件大小 规格书
86页 507K
描述
Loadable PLD, 0.5ns, CMOS, PQFP208, PLASTIC, QFP-208

EP1K100QI208-2N 技术参数

是否Rohs认证: 符合生命周期:Obsolete
包装说明:FQFP, QFP208,1.2SQ,20Reach Compliance Code:compliant
ECCN代码:3A991HTS代码:8542.39.00.01
风险等级:5.13最大时钟频率:37.5 MHz
JESD-30 代码:S-PQFP-G208JESD-609代码:e3
长度:28 mm湿度敏感等级:3
I/O 线路数量:147输入次数:147
逻辑单元数量:4992输出次数:147
端子数量:208最高工作温度:85 °C
最低工作温度:-40 °C组织:147 I/O
输出函数:MIXED封装主体材料:PLASTIC/EPOXY
封装代码:FQFP封装等效代码:QFP208,1.2SQ,20
封装形状:SQUARE封装形式:FLATPACK, FINE PITCH
峰值回流温度(摄氏度):245电源:2.5,2.5/3.3 V
可编程逻辑类型:LOADABLE PLD传播延迟:0.5 ns
认证状态:Not Qualified座面最大高度:4.1 mm
子类别:Field Programmable Gate Arrays最大供电电压:2.625 V
最小供电电压:2.375 V标称供电电压:2.5 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子面层:Matte Tin (Sn)
端子形式:GULL WING端子节距:0.5 mm
端子位置:QUAD处于峰值回流温度下的最长时间:40
宽度:28 mmBase Number Matches:1

EP1K100QI208-2N 数据手册

 浏览型号EP1K100QI208-2N的Datasheet PDF文件第2页浏览型号EP1K100QI208-2N的Datasheet PDF文件第3页浏览型号EP1K100QI208-2N的Datasheet PDF文件第4页浏览型号EP1K100QI208-2N的Datasheet PDF文件第5页浏览型号EP1K100QI208-2N的Datasheet PDF文件第6页浏览型号EP1K100QI208-2N的Datasheet PDF文件第7页 
ACEX 1K  
Programmable Logic Device Family  
®
May 2003, ver. 3.4  
Data Sheet  
Programmable logic devices (PLDs), providing low cost  
system-on-a-programmable-chip (SOPC) integration in a single  
device  
Features...  
Enhanced embedded array for implementing megafunctions  
such as efficient memory and specialized logic functions  
Dual-port capability with up to 16-bit width per embedded array  
block (EAB)  
Logic array for general logic functions  
High density  
10,000 to 100,000 typical gates (see Table 1)  
Up to 49,152 RAM bits (4,096 bits per EAB, all of which can be  
used without reducing logic capacity)  
Cost-efficient programmable architecture for high-volume  
applications  
13  
Cost-optimized process  
Low cost solution for high-performance communications  
applications  
System-level features  
MultiVoltTM I/ O pins can drive or be driven by 2.5-V, 3.3-V, or  
5.0-V devices  
Low power consumption  
Bidirectional I/ O performance (setup time [tSU] and clock-to-  
output delay [tCO]) up to 250 MHz  
Fully compliant with the peripheral component interconnect  
Special Interest Group (PCI SIG) PCI Local Bus Specification,  
Revision 2.2 for 3.3-V operation at 33 MHz or 66 MHz  
Extended temperature range  
Table 1. ACEXTM 1K Device Features  
Feature  
EP1K10  
EP1K30  
EP1K50  
EP1K100  
Typical gates  
10,000  
56,000  
576  
30,000  
119,000  
1,728  
6
50,000  
199,000  
2,880  
10  
100,000  
257,000  
4,992  
12  
Maximum system gates  
Logic elements (LEs)  
EABs  
3
Total RAM bits  
12,288  
136  
24,576  
171  
40,960  
249  
49,152  
333  
Maximum user I/O pins  
Altera Corporation  
1
DS-ACEX-3.4  
 

EP1K100QI208-2N 替代型号

型号 品牌 替代类型 描述 数据表
EP1K100QI208-2 ALTERA

类似代替

Loadable PLD, 0.5ns, CMOS, PQFP208, PLASTIC, QFP-208
EP1K100QC208-2N ALTERA

类似代替

Loadable PLD, 0.5ns, CMOS, PQFP208, PLASTIC, QFP-208

与EP1K100QI208-2N相关器件

型号 品牌 获取价格 描述 数据表
EP1K10FC256-3 INTEL

获取价格

Loadable PLD, 0.7ns, CMOS, PBGA256, FINE LINE, BGA-256
EP1K10FC256-3N INTEL

获取价格

Loadable PLD, 0.7ns, CMOS, PBGA256, FINE LINE, BGA-256
EP1K10FC484-1 ALTERA

获取价格

Loadable PLD, 7.5ns, CMOS, PBGA484, 23 X 23 MM, 1 MM PITCH, FINE LINE, BGA-484
EP1K10FC484-2 ALTERA

获取价格

Loadable PLD, 9.5ns, CMOS, PBGA484, 23 X 23 MM, 1 MM PITCH, FINE LINE, BGA-484
EP1K10FI256-2N INTEL

获取价格

Loadable PLD, 0.5ns, CMOS, PBGA256, FINE LINE, BGA-256
EP1K10FI256-2N ALTERA

获取价格

Loadable PLD, 0.5ns, CMOS, PBGA256, FINE LINE, BGA-256
EP1K10QC208-2N INTEL

获取价格

Loadable PLD, 0.5ns, CMOS, PQFP208, PLASTIC, QFP-208
EP1K10QC208-3 INTEL

获取价格

Loadable PLD, 0.7ns, CMOS, PQFP208, PLASTIC, QFP-208
EP1K10TC100-1N ALTERA

获取价格

Loadable PLD, 0.4ns, CMOS, PQFP100, TQFP-100
EP1K10TC100-3N ALTERA

获取价格

Loadable PLD, 0.7ns, CMOS, PQFP100, TQFP-100