5秒后页面跳转
EDI8F3265C20MZI PDF预览

EDI8F3265C20MZI

更新时间: 2024-02-15 06:59:54
品牌 Logo 应用领域
WEDC 静态存储器内存集成电路
页数 文件大小 规格书
7页 601K
描述
SRAM Module, 64KX32, 20ns, CMOS, ZIP-64

EDI8F3265C20MZI 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
包装说明:ZIP-64Reach Compliance Code:unknown
风险等级:5.92最长访问时间:20 ns
I/O 类型:COMMONJESD-30 代码:R-XZMA-T64
内存密度:2097152 bit内存集成电路类型:SRAM MODULE
内存宽度:32功能数量:1
端子数量:64字数:65536 words
字数代码:64000工作模式:ASYNCHRONOUS
最高工作温度:85 °C最低工作温度:-40 °C
组织:64KX32输出特性:3-STATE
封装主体材料:UNSPECIFIED封装代码:ZIP
封装等效代码:ZIP64/68,.1,.1封装形状:RECTANGULAR
封装形式:MICROELECTRONIC ASSEMBLY并行/串行:PARALLEL
峰值回流温度(摄氏度):NOT SPECIFIED电源:5 V
认证状态:Not Qualified座面最大高度:14.732 mm
最大待机电流:0.16 A最小待机电流:4.5 V
子类别:SRAMs最大压摆率:0.98 mA
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):4.5 V
标称供电电压 (Vsup):5 V表面贴装:NO
技术:CMOS温度等级:INDUSTRIAL
端子形式:THROUGH-HOLE端子节距:1.27 mm
端子位置:ZIG-ZAG处于峰值回流温度下的最长时间:NOT SPECIFIED
Base Number Matches:1

EDI8F3265C20MZI 数据手册

 浏览型号EDI8F3265C20MZI的Datasheet PDF文件第2页浏览型号EDI8F3265C20MZI的Datasheet PDF文件第3页浏览型号EDI8F3265C20MZI的Datasheet PDF文件第4页浏览型号EDI8F3265C20MZI的Datasheet PDF文件第5页浏览型号EDI8F3265C20MZI的Datasheet PDF文件第6页浏览型号EDI8F3265C20MZI的Datasheet PDF文件第7页 
EDI8F3265C  
64Kx32 Static RAM CMOS, High Speed Module  
FEATURES  
DESCRIPTION  
The EDI8F3265C is a high speed 2 megabit Static RAM module  
organized as 64Kx32. This module is constructed from eight  
64Kx4 Static RAMs in SOJ packages on an epoxy laminate (FR4)  
board.  
n 64Kx32 bit CMOS Static  
n Random Access Memory  
• Access Times 12 through 25ns  
• Individual Byte Selects  
Four chip Enables (EØ-E3) are used to independently enable the  
four bytes. Reading or writing can be executed on individual  
bytes or any combination of multiple bytes through proper use of  
selects.  
• Output Enable Function  
• Fully Static, No Clocks  
• TTL Compatible I/O  
The EDI8F3265C is offered in a both 64 lead SIMM and 64 pin  
ZIP packages, which enable two megabits of memory to be  
placed in less than 1.2 square inches of board space.  
n High Density Packaging  
• 64 Pin SIMM, No. 30-Straight  
• 64 Pin SIMM, No. 342 Angled  
• 64 Pin ZIP, No. 87  
All inputs and outputs are TTL compatible and operate from a  
single 5V supply. Fully asynchronous circuitry is used, requiring  
no clocks or refreshing for operation and providing equal access  
and cycle times for ease of use.  
• JEDEC Standard Pinout  
• Common Data Inputs and Outputs  
n Single +5V (±10%) Supply Operation  
PIN CONFIGURATIONS AND BLOCK DIAGRAM  
PIN NAMES  
A0-A15  
EØ-E3  
W
Address Inputs  
Chip Enable  
Write Enable  
G
Output Enable  
Common Data Input/Output  
Power (+5V±10%)  
Ground  
DQØ-DQ3  
VCC  
VSS  
NC  
No Connection  
White Electronic Designs Corporation • (508) 366-5151 • www.whiteedc.com  
Oct. 2002 Rev. 9A  
ECO #15655  
1

与EDI8F3265C20MZI相关器件

型号 品牌 获取价格 描述 数据表
EDI8F3265C25MMC WEDC

获取价格

SRAM Module, 64KX32, 25ns, CMOS, STRAIGHT, SIMM-64
EDI8F3265C25MMI WEDC

获取价格

SRAM Module, 64KX32, 25ns, CMOS, STRAIGHT, SIMM-64
EDI8F3265C25MNC WEDC

获取价格

SRAM Module, 64KX32, 25ns, CMOS, ANGLED, SIMM-64
EDI8F3265C25MZC WEDC

获取价格

SRAM Module, 64KX32, 25ns, CMOS, ZIP-64
EDI8F3265C25MZI ETC

获取价格

x32 SRAM Module
EDI8F3265C35MMC ETC

获取价格

x32 SRAM Module
EDI8F3265C35MMI ETC

获取价格

x32 SRAM Module
EDI8F3265C35MZC ETC

获取价格

x32 SRAM Module
EDI8F3265C35MZI ETC

获取价格

x32 SRAM Module
EDI8F3265C-MM ETC

获取价格

SRAM Modules