5秒后页面跳转
EBE11FD8AHFL-6E-E PDF预览

EBE11FD8AHFL-6E-E

更新时间: 2024-02-07 05:54:48
品牌 Logo 应用领域
尔必达 - ELPIDA 存储内存集成电路动态存储器
页数 文件大小 规格书
22页 190K
描述
1GB Fully Buffered DIMM

EBE11FD8AHFL-6E-E 技术参数

生命周期:Obsolete零件包装代码:DIMM
包装说明:DIMM,针数:240
Reach Compliance Code:unknownECCN代码:EAR99
HTS代码:8542.32.00.36风险等级:5.84
Is Samacsys:N访问模式:DUAL BANK PAGE BURST
其他特性:AUTO/SELF REFRESHJESD-30 代码:R-XDMA-N240
内存密度:19327352832 bit内存集成电路类型:DRAM MODULE
内存宽度:72功能数量:1
端口数量:1端子数量:240
字数:268435456 words字数代码:256000000
工作模式:SYNCHRONOUS组织:256MX72
封装主体材料:UNSPECIFIED封装代码:DIMM
封装形状:RECTANGULAR封装形式:MICROELECTRONIC ASSEMBLY
认证状态:Not Qualified自我刷新:YES
最大供电电压 (Vsup):1.9 V最小供电电压 (Vsup):1.7 V
标称供电电压 (Vsup):1.8 V表面贴装:NO
技术:CMOS端子形式:NO LEAD
端子位置:DUALBase Number Matches:1

EBE11FD8AHFL-6E-E 数据手册

 浏览型号EBE11FD8AHFL-6E-E的Datasheet PDF文件第1页浏览型号EBE11FD8AHFL-6E-E的Datasheet PDF文件第2页浏览型号EBE11FD8AHFL-6E-E的Datasheet PDF文件第3页浏览型号EBE11FD8AHFL-6E-E的Datasheet PDF文件第5页浏览型号EBE11FD8AHFL-6E-E的Datasheet PDF文件第6页浏览型号EBE11FD8AHFL-6E-E的Datasheet PDF文件第7页 
EBE11FD8AHFT, EBE11FD8AHFE, EBE11FD8AHFL  
Advanced Memory Buffer Block Diagram  
Southbound  
Data in  
Southbound  
10×2  
Data out  
10×2  
Reference  
clock  
Data merge  
PLL  
RE-time  
Re-synch  
1×2  
Demux  
PISO  
/RESET  
Reset  
control  
10×12  
10×12  
Link init SM  
and control  
and CSRs  
Init  
patterns  
Thermal  
sensor  
Mux  
4
4
IBIST-RX  
LAI logic  
DRAM Command  
IBIST-TX  
DRAM clock  
DRAM clock  
failover  
Command  
decoder &  
CRC check  
Command  
out  
29  
29  
DRAM  
address and  
command copy1  
Mux  
Mux  
DRAM  
interface  
DDR state controller  
and CSRs  
DRAM  
address and  
command copy2  
Core  
controller  
and CSRs  
Write data  
FIFO  
Data out  
Data in  
72+18×2  
DRAM  
data and strobes  
External MemBIST  
DDR calibration  
Sync & idle  
pattern  
generator  
Data CRC  
generator and  
Read FIFO  
NB LAI Buffer  
IBIST-TX IBIST-RX  
LAI  
controller  
Link init SM  
and control  
and CSRs  
Mux  
SMBus  
failover  
SMBus  
14×6×2  
14×12  
controller  
PISO  
Demux  
Re-synch  
RE-time  
Data merge  
Northbound  
Data Out  
Northbound  
14×2  
14×2  
Data In  
Note: This figure is a conceptual block diagram of the AMB’s data flow and clock domains.  
Preliminary Data Sheet E1000E30 (Ver. 3.0)  
4

与EBE11FD8AHFL-6E-E相关器件

型号 品牌 描述 获取价格 数据表
EBE11FD8AHFT ELPIDA 1GB Fully Buffered DIMM

获取价格

EBE11FD8AHFT-5C-E ELPIDA 1GB Fully Buffered DIMM

获取价格

EBE11FD8AHFT-6E-E ELPIDA 1GB Fully Buffered DIMM

获取价格

EBE11FD8AJFT ELPIDA 1GB Fully Buffered DIMM

获取价格

EBE11FD8AJFT-6E-E ELPIDA 1GB Fully Buffered DIMM

获取价格

EBE11UD8ABDA ELPIDA 1GB DDR2 SDRAM SO-DIMM

获取价格