5秒后页面跳转
DSS9NT31H223Q56B PDF预览

DSS9NT31H223Q56B

更新时间: 2024-02-12 02:47:37
品牌 Logo 应用领域
村田 - MURATA LTE
页数 文件大小 规格书
62页 472K
描述
Data Line Filter, 1 Function(s), 50V, 7A

DSS9NT31H223Q56B 技术参数

生命周期:ObsoleteReach Compliance Code:unknown
ECCN代码:EAR99HTS代码:8504.50.80.00
风险等级:5.82其他特性:BUILT-IN FERRITE BEAD TYPE; STRAIGHT LEAD TYPE
电容:22000 µF滤波器类型:DATA LINE FILTER
安装类型:THROUGH HOLE MOUNT功能数量:1
最高工作温度:85 °C最低工作温度:-25 °C
包装方法:BULK额定电流:7 A
额定电压:50 VBase Number Matches:1

DSS9NT31H223Q56B 数据手册

 浏览型号DSS9NT31H223Q56B的Datasheet PDF文件第2页浏览型号DSS9NT31H223Q56B的Datasheet PDF文件第3页浏览型号DSS9NT31H223Q56B的Datasheet PDF文件第4页浏览型号DSS9NT31H223Q56B的Datasheet PDF文件第5页浏览型号DSS9NT31H223Q56B的Datasheet PDF文件第6页浏览型号DSS9NT31H223Q56B的Datasheet PDF文件第7页 
MAX 7000  
Programmable Logic  
Device Family  
®
March 2001, ver. 6.1  
Data Sheet  
High-performance, EEPROM-based programmable logic devices  
(PLDs) based on second-generation MAX® architecture  
5.0-V in-system programmability (ISP) through the built-in  
IEEE Std. 1149.1 Joint Test Action Group (JTAG) interface available in  
MAX 7000S devices  
Features...  
ISP circuitry compatible with IEEE Std. 1532  
Includes 5.0-V MAX 7000 devices and 5.0-V ISP-based MAX 7000S  
devices  
Built-in JTAG boundary-scan test (BST) circuitry in MAX 7000S  
devices with 128 or more macrocells  
Complete EPLD family with logic densities ranging from 600 to  
5,000 usable gates (see Tables 1 and 2)  
5-ns pin-to-pin logic delays with up to 175.4-MHz counter  
frequencies (including interconnect)  
PCI-compliant devices available  
For information on in-system programmable 3.3-V MAX 7000A or 2.5-V  
MAX 7000B devices, see the MAX 7000A Programmable Logic Device Family  
Data Sheet or the MAX 7000B Programmable Logic Device Family Data  
Sheet.  
f
Table 1. MAX 7000 Device Features  
Feature  
EPM7032  
EPM7064  
EPM7096 EPM7128E EPM7160E EPM7192E EPM7256E  
Usable  
600  
1,250  
1,800  
2,500  
3,200  
3,750  
5,000  
gates  
Macrocells  
32  
2
64  
4
96  
6
128  
8
160  
10  
192  
12  
256  
16  
Logic array  
blocks  
Maximum  
36  
68  
76  
100  
104  
124  
164  
user I/O pins  
t
t
t
t
f
(ns)  
(ns)  
6
5
6
5
7.5  
6
7.5  
6
10  
12  
7
12  
7
PD  
SU  
7
3
(ns)  
2.5  
4
2.5  
4
3
3
3
3
FSU  
CO1  
CNT  
(ns)  
4.5  
125.0  
4.5  
125.0  
5
6
6
(MHz)  
151.5  
151.5  
100.0  
90.9  
90.9  
Altera Corporation  
1
A-DS-M7000-06.1  
 

与DSS9NT31H223Q56B相关器件

型号 品牌 获取价格 描述 数据表
DSS9NT31H223Q91J MURATA

获取价格

Data Line Filter, 1 Function(s), 50V, 6A
DSS9NT31H223Q92J MURATA

获取价格

Data Line Filter, 1 Function(s), 50V, 6A
DSS9NT31H223Q93J MURATA

获取价格

Data Line Filter, 1 Function(s), 50V, 6A
DSS-CV20 AAEON

获取价格

Intel® Atom™ Processor D2550 (1M Cache, 1.
DSS-CV20-A10-0000 AAEON

获取价格

Intel® Atom™ Processor D2550 (1M Cache, 1.
DSS-CV21 AAEON

获取价格

Intel® Atom™ D2550 Processor (1M Cache, 1.
DSS-CV21-A10-0000 AAEON

获取价格

Intel® Atom™ D2550 Processor (1M Cache, 1.
DSSD-A-15-20-F-04.00-D SAMTEC

获取价格

Interconnection Device
DSSD-A-15-20-F-40.00-S SAMTEC

获取价格

Interconnection Device
DSSD-A-15-20-S-04.00-D SAMTEC

获取价格

Interconnection Device