5秒后页面跳转
DSP56F801 PDF预览

DSP56F801

更新时间: 2024-01-25 04:55:11
品牌 Logo 应用领域
摩托罗拉 - MOTOROLA 数字信号处理器
页数 文件大小 规格书
40页 345K
描述
16-bit Digital Signal Processor

DSP56F801 数据手册

 浏览型号DSP56F801的Datasheet PDF文件第2页浏览型号DSP56F801的Datasheet PDF文件第3页浏览型号DSP56F801的Datasheet PDF文件第4页浏览型号DSP56F801的Datasheet PDF文件第5页浏览型号DSP56F801的Datasheet PDF文件第6页浏览型号DSP56F801的Datasheet PDF文件第7页 
DSP56F801/D  
Rev. 7.0, 1/2002  
DSP56F801  
Preliminary Technical Data  
DSP56F801 16-bit Digital Signal Processor  
Up to 40 MIPS operation at 80 MHz core  
frequency  
Hardware DO and REP loops  
6-channel PWM Module  
DSP and MCU functionality in a unified,  
C-efficient architecture  
Two 4-channel, 12-bit ADCs  
Serial Communications Interface (SCI)  
Serial Peripheral Interface (SPI)  
General Purpose Quad Timer  
JTAG/OnCETM port for debugging  
On-chip relaxation oscillator  
11 shared GPIO  
MCU-friendly instruction set supports both  
DSP and controller functions: MAC, bit  
manipulation unit, 14 addressing modes  
8K × 16-bit words Program Flash  
1K × 16-bit words Program RAM  
2K × 16-bit words Data Flash  
1K × 16-bit words Data RAM  
2K × 16-bit words Boot Flash  
48-pin LQFP Package  
6
PWM Outputs  
PWMA  
RESET  
Fault Input  
VCAPC  
2
V
V
V
V
SSA  
DD  
SS  
DDA  
IRQA  
6
4
5*  
Digital Reg  
JTAG/  
OnCE  
Port  
Analog Reg  
Low Voltage  
Supervisor  
A/D1  
4
4
A/D2  
ADC  
VREF  
Interrupt  
Controller  
Data ALU  
Address  
Generation  
Unit  
Bit  
Manipulation  
Unit  
Program Controller  
and  
Hardware Looping Unit  
16 x 16 + 36 36-Bit MAC  
Three 16-bit Input Registers  
Two 36-bit Accumulators  
Program Memory  
8188 x 16 Flash  
1024 x 16 SRAM  
PAB  
PLL  
PDB  
Quad Timer C  
16-Bit  
DSP56800  
Core  
Clock Gen  
or Optional  
Internal  
GPIOB3/XTAL  
Quad Timer D  
or GPIO  
Boot Flash  
2048 x 16 Flash  
GPIOB2/EXTAL  
3
XDB2  
Relaxation Osc.  
CGDB  
Data Memory  
2048 x 16 Flash  
1024 x 16 SRAM  
XAB1  
XAB2  
INTERRUPT  
CONTROLS  
IPBB  
CONTROLS  
16  
SCI0  
or  
16  
GPIO  
COP/  
Watchdog  
2
4
COP RESET  
MODULE CONTROLS  
Application-  
Specific  
Memory &  
Peripherals  
IPBus Bridge  
(IPBB)  
SPI  
or  
GPIO  
ADDRESS BUS [8:0]  
DATA BUS [15:0]  
*includes TCS pin which is reserved for factory use and is tied to VSS  
Figure 1. DSP56F801 Block Diagram  
© Motorola, Inc., 2002. All rights reserved.  

与DSP56F801相关器件

型号 品牌 获取价格 描述 数据表
DSP56F801-7UM FREESCALE

获取价格

16-bit Digital Signal Controllers
DSP56F801-7UM MOTOROLA

获取价格

16-bit Digital Signal Processor
DSP56F801E MOTOROLA

获取价格

56F801 16-bit Hybrid Controller
DSP56F801EVMUM ETC

获取价格

56F801 Evaluation Module Hardware User's Manu
DSP56F801FA60 MOTOROLA

获取价格

56F801 16-bit Hybrid Controller
DSP56F801FA60 NXP

获取价格

0-BIT, 60MHz, OTHER DSP, PQFP48, PLASTIC, LQFP-48
DSP56F801FA60 FREESCALE

获取价格

16-bit Digital Signal Controllers
DSP56F801FA60E FREESCALE

获取价格

16-bit Digital Signal Controllers
DSP56F801FA60E NXP

获取价格

16-bit DSC, 56800 core, 16KB Flash, 60MHz, QFP 48
DSP56F801FA80 MOTOROLA

获取价格

16-bit Digital Signal Processor