DS80C400
www.maxim-ic.com
GENERAL DESCRIPTION
FEATURES
The DS80C400 network microcontroller offers the highest
integration available in an 8051 device. Peripherals include
a 10/100 Ethernet MAC, three serial ports, a CAN 2.0B
controller, 1-Wire® Master, and 64 I/O pins.
CꢀSHiingghl-eP8e0r5fo1rmInastnruccetiAonrcChyitcelectiunre54ns
DC to 75MHz Clock Rate
Flat 16MB Address Space
Four Data Pointers with Auto-Increment/
Decrement and Select-Accelerate Data Movement
16/32-Bit Math Accelerator
To enable access to the network, a full application-
accessible TCP IPv4/6 network stack and OS are provided
in the ROM. The network stack supports up to 32
simultaneous TCP connections and can transfer up to
5Mbps through the Ethernet MAC. Its maximum system-
clock frequency of 75MHz results in a minimum instruction
cycle time of 54ns. Access to large program or data
memory areas is simplified with a 24-bit addressing
scheme that supports up to 16MB of contiguous memory.
To accelerate data transfers between the microcontroller
and memory, the DS80C400 provides four data pointers,
each of which can be configured to automatically increment
or decrement upon execution of certain data pointer-related
instructions. The DS80C400’s hardware math accelerator
further increases the speed of 32-bit and 16-bit multiply
and divide operations as well as high-speed shift,
normalization, and accumulate functions.
CꢀM10u/1lt0it0ieErethdeNrneettwMoerkdiiangAcacnedssI/OController (MAC)
CAN 2.0B Controller
1-Wire Net Controller
Three Full-Duplex Hardware Serial Ports
Up to Eight Bidirectional 8-Bit Ports (64 Digital I/O
Pins)
CꢀSRuopbpuosrttsRNOeMtwFoirrkmBwoaorteOver Ethernet Using DHCP
and TFTP
Full, Application-Accessible TCP/IP Network Stack
Supports IPv4 and IPv6
Implements UDP, TCP, DHCP, ICMP, and IGMP
Preemptive, Priority-Based Task Scheduler
MAC Address can Optionally be Acquired from IEEE-
Registered DS2502-E48
The High-Speed Microcontroller User’s Guide and the High-Speed
Microcontroller User’s Guide: Network Microcontroller Supplement
should be used in conjunction with this data sheet. Download
both at: www.maxim-ic.com/user_guides.
CꢀF10le/x1i0b0leEIEthEeErn8e0t2M.3aMc II (10/100Mbps) and ENDEC
(10Mbps) Interfaces Allow Selection of PHY
Low-Power Operation
Ultra-Low-Power Sleep Mode with Magic Packet®
and Wake-Up Frame Detection
APPLICATIONS
Industrial Control/Automation Data Converters (Serial-
to-Ethernet, CAN-to-
8kB On-Chip Tx/Rx Packet Data Memory with Buffer
Control Unit Reduces Load on CPU
Half- or Full-Duplex Operation with Flow Control
Multicast/Broadcast Address Filtering with VLAN
Support
Environmental Monitoring
Network Sensors
Ethernet)
Remote Data Collection
Equipment
Vending
Cꢀ1F5ulMl-FeussnacgtieonCeCnAteNrs2.0B Controller
Transaction/Payment
Terminals
Home/Office Automation
Supports Standard (11-Bit) and Extended (29-Bit)
Identifiers and Global Masks
Media Byte Filtering to Support DeviceNet™, SDS, and
Higher Layer CAN Protocols
ORDERING INFORMATION
PART
TEMP RANGE
PIN-PACKAGE
Auto-Baud Mode and SIESTA Low-Power Mode
Cꢀ1In6teTgortaatleIndtePrrriumptaSryoSurycsetsemwitLhoSgixicExternal
DS80C400-FNY
DS80C400-FNY+
-40°C to +85°C 100 LQFP
-40°C to +85°C 100 LQFP
Four 16-Bit Timer/Counters
2x/4x Clock Multiplier Reduces Electromagnetic
Interference (EMI)
+ Denotes lead-free/RoHS-compliant device.
1-Wire is a registered trademark of Dallas Semiconductor Corp.
Magic Packet is a registered trademark of Advanced Micro
Devices, Inc.
Programmable Watchdog Timer
Oscillator-Fail Detection
Programmable IrDA Clock
DeviceNet is a trademark of Open DeviceNet Vendor Association, Inc.
Features continued on page 32.
Pin Configuration appears at end of data sheet.
Note: Some revisions of this device may incorporate deviations from published specifications known as errata. Multiple revisions of any device
may be simultaneously available through various sales channels. For information about device errata, click here: www.maxim-ic.com/errata.
1 of 97
REV: 060805