DS3161/DS3162/DS3163/DS3164
FEATURES (continued)
ꢀ
Full-Featured DS3/E3/PLCP Alarm Generation
and Detection
ꢀ
ꢀ
ꢀ
Large Performance-Monitoring Counters for
Accumulation Intervals of at Least 1 Second
ꢀ
Built-In HDLC Controllers with 256-Byte FIFOs
for Insertion/Extraction of DS3 PMDL, G.751 Sn
Bit, and G.832 NR/GC Bytes and PLCP NR/GC
Bytes
Flexible Overhead Insertion/Extraction Ports for
DS3, E3, and PLCP Framers
Pin and Software Compatible with DS3181–
DS3184 Single–Quad ATM/Packet PHYs with
Built-In LIUs and DS3171–DS3174 Single–Quad
DS3/E3 Single-Chip Transceivers—Framers and
LIUs
ꢀ
On-Chip BERTs for PRBS and Repetitive Pattern
Generation, Detection, and Analysis
DETAILED DESCRIPTION
The DS3161 (single), DS3162 (dual), DS3163 (triple), and DS3164 (quad) PHYs perform all the functions
necessary for mapping/demapping ATM cells and/or packets into as many as four DS3 (44.736Mbps) framed, E3
(34.368Mbps) framed, or 52Mbps clear-channel data streams. Dedicated cell processor and packet processor
blocks prepare outgoing cells or packets for transmission and check incoming cells or packets upon arrival. Built-in
DS3/E3 framers transmit and receive cell/packet data in properly formatted M23 DS3, C-bit DS3, G.751 E3, or
G.832 E3 data streams. PLCP framers provide legacy ATM transmission-convergence support. DSS scrambling is
performed for clear-channel ATM cell support. With integrated hardware support for both cells and packets, the
DS316x DS3/E3 ATM/Packet PHYs provide system-on-chip solutions (from DS3/E3/STS-1 digital lines to
ATM/Packet UTOPIA/POS-PHY Level 2/3 system switch) for universal high-density line cards in the unchannelized
DS3/E3/clear-channel DS3 ATM/Packet applications. Unused functions can be powered down to reduce device
power. The DS316x ATM/Packet PHYs with embedded framers conform to the telecommunications standards
listed in Section 4.
1 BLOCK DIAGRAM
Figure 1-1 shows the functional block diagram of one channel ATM/Packet PHY.
Figure 1-1. DS316x Functional Block Diagram
TAIS
TSCLK
TUA1
DS316x
TADR[4:0]
TDATA[31:0]
TPRTY
Tx Cell
Processor
TEN
DS3 / E3
Transmit
Formatter
Tx
B3ZS/
HDB3
TX
TPOSn/
TDATn
TNEGn/
TOHMOn/
TLCLKn
TDXA[4:2]
FRAC/
PLCP
TDXA[1]/TPXA
FIFO
Encoder
Tx Packet
Processor
TSOX
TSPA
TEOP
TSX
TX BERT
Trail
TMOD[1:0]
TERR
FEAC Trace
HDLC
Buffer
RX BERT
Rx
RSCLK
RADR[4:0]
RDATA[31:0]
RPRTY
Packet
Processor
DS3 / E3
Receive
Framer
RX FRAC/
PLCP
Rx
RLCLKn
B3ZS/
REN
Rx
FIFO
HDB3
RPOSn/
Cell
RDATn
Decoder
/RSX
Processor
RDXA[4:2]
RSOX
RNEGn/
RLCVn/
ROHMIn
REOP
UA1
IEEE P1149.1
RVAL
Clock
Rate
Microprocessor
Interface
GEN
JTAG Test
RMOD[1:0]
RERR
Access Port
Adapter
n = port #
2