Datasheet > DS26524GA5+

DS26524GA5+

更新时间： 2024-11-23 15:45:43

品牌	Logo	应用领域
美信 - MAXIM		电信电信集成电路
页数	文件大小	规格书
273页	1881K
描述
Time Slot 0/16 Transceiver

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

DS26524GA5+ 技术参数

是否无铅：	不含铅	是否Rohs认证：	符合
生命周期：	Obsolete	Reach Compliance Code：	compliant
HTS代码：	8542.39.00.01	风险等级：	5.81
峰值回流温度（摄氏度）：	NOT SPECIFIED	电信集成电路类型：	TIME SLOT 0/16 TRANSCEIVER
处于峰值回流温度下的最长时间：	NOT SPECIFIED	Base Number Matches：	1

DS26524GA5+ 数据手册

DS26524

Quad T1/E1/J1 Transceiver

www.maxim-ic.com

GENERAL DESCRIPTION

FEATURES

ꢀ

Four Complete T1, E1, or J1 Long-Haul/Short-

Haul Transceivers (LIU plus Framer)

The DS26524 is a single-chip 4-port framer and line

interface unit (LIU) combination for T1, E1, and J1

applications. Each channel is independently

configurable, supporting both long-haul and short-haul

lines.

Independent T1, E1, or J1 Selections for Each

Transceiver

Internal Software-Selectable Transmit- and

Receive-Side Termination for 100Ω T1 Twisted

Pair, 110Ω J1 Twisted Pair, 120Ω E1 Twisted

Pair, and 75Ω E1 Coaxial Applications

APPLICATIONS

Routers

ꢀ

Crystal-Less Jitter Attenuator can be Selected

for Transmit or Receive Path; Jitter Attenuator

Meets ETS CTR 12/13, ITU-T G.736, G.742,

G.823, and AT&T Pub 62411

Channel Service Units (CSUs)

Data Service Units (DSUs)

Muxes

Switches

External Master Clock can be Multiple of

2.048MHz or 1.544MHz for T1/J1 or E1

Operation; This Clock is Internally Adapted for

T1 or E1 Usage in the Host Mode

Channel Banks

T1/E1 Test Equipment

Receive-Signal Level Indication from -2.5dB to

-36dB in T1 Mode and -2.5dB to -44dB in E1

Mode in Approximate 2.5dB Increments

TYPICAL OPERATING CIRCUIT

DS26524

T1/E1/J1

ꢀ

Transmit Open- and Short-Circuit Detection

NETWORK

LIU LOS in Accordance with G.775, ETS 300

233, and T1.231

T1/J1/E1

Transceiver

BACKPLANE

ꢀ

Transmit Synchronizer

TDM

Flexible Signaling Extraction and Insertion

Using Either the System Interface or

Microprocessor Port

ꢀ

Alarm Detection and Insertion

T1 Framing Formats of D4, SLC-96, and ESF

J1 Support

ORDERING INFORMATION

PART

TEMP RANGE

0°C to +70°C

-40°C to +85°C

PIN-PACKAGE

256 TE-CSBGA

E1 G.704 and CRC-4 Multiframe

T1-to-E1 Conversion

DS26524G

DS26524G+

DS26524GN

DS26524GN+

Features Continued in Section 2.

+ Denotes lead-free/RoHS compliant device.

Note: Some revisions of this device may incorporate deviations from published specifications known as errata. Multiple revisions of any device

may be simultaneously available through various sales channels. For information about device errata, click here: www.maxim-ic.com/errata.

1 of 273

REV: 112907

12 3 4 5 6 7...273

中文翻译

下载PDF

与DS26524GA5+相关器件

型号	品牌	获取价格	描述	数据表
DS26524GN	MAXIM	获取价格	Quad T1/E1/J1 Transceiver
DS26524GN+	MAXIM	获取价格	Quad T1/E1/J1 Transceiver
DS26524GNA5	MAXIM	获取价格	Time Slot 0/16 Transceiver
DS26528	MAXIM	获取价格	Octal T1/E1/J1 Transceiver
DS26528	DALLAS	获取价格	Octal T1/E1/J1 Transceiver
DS26528_07	DALLAS	获取价格	Octal T1/E1/J1 Transceiver
DS26528G	DALLAS	获取价格	Octal T1/E1/J1 Transceiver
DS26528G+	DALLAS	获取价格	Octal T1/E1/J1 Transceiver
DS26528GA2	MAXIM	获取价格	Framer, PBGA256, 17 X 17 MM, 1 MM PITCH, CSBGA-256
DS26528GA5	ROCHESTER	获取价格	DATACOM, FRAMER, PBGA256, 17 X 17 MM, 1 MM PITCH, CSBGA-256

与DS26524GA5+相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

36
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

28
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

56
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

53

产品中心

服务支持

精选活动

关于我们

帮助中心

DS26524GA5+

DS26524GA5+ 技术参数

DS26524GA5+ 数据手册

与DS26524GA5+相关器件

与DS26524GA5+相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

DS26524GA5+

DS26524GA5+ 技术参数

DS26524GA5+ 数据手册

与DS26524GA5+相关器件

与DS26524GA5+相关文章

您还可以找

您在本页遇到什么问题？