DS1075Z-66-IND

更新时间： 2024-01-13 21:25:45

阅读下载

获取价格

如果您发现信息不准确，欢迎纠错

DS1075Z-66-IND 数据手册

DS1075

Figure 7

Depending on the relative timing of the SELX signal and the internal clock, there may be up to one full

cycle of t_Ion the output after the falling edge of SELX . Then, the “low” time (t_LOW) between output

pulses will be dependent on the relative timing between t_Iand t_E. The time interval between the falling

edge of SELX and the first rising edge of the externally derived clock is t_SIE. Approximate maximum and

minimum values of these parameters are:

t_LOW(min) = t_I/2

_LOW(max) = t_I/2 + t_E

t_SIE(min) = t_I/2

_SIE(max) = 3 t_I/2 + t_E

NOTE:

In each case there will be a small additional delay due to internal propagation delays.

FROM EXTERNAL TO INTERNAL CLOCK

This is accomplished by a low to high transition on the SELX pin. In this case the switch is level

triggered, to allow for the possibility of a clock signal not being present at OSCIN. Note therefore, that if

a constant high-level signal is applied to OSCIN it will not be possible to switch over to the internal

reference. (Level triggering was not employed for the switch from internal to external reference as this

approach is slower and the internal clock may be running at a much higher frequency than the maximum

allowed external clock rate). When SELX is high and a low level is sensed on EXTCLK, OUT0 will be

held low until a falling edge occurs on INTCLK, then the next rising edge of INTCLK will be routed

through to OUT0.

Figure 8

Depending on the relative timing of the SELX signal and the external clock, there may be up to one full t_E

high period on the output after the rising edge of SELX . Then, the “low” time (t_LOW) between output

pulses will be dependent on the relative timing between t_Iand t_E. The time interval between the falling

8 of 18

1...5 6 789 10 11...18

下载PDF

型号	品牌	描述	获取价格	数据表
DS1075Z-66N	MAXIM	Analog Circuit, PDSO8, SOP-8	获取价格
DS1075Z-80	DALLAS	EconOscillator/Divider	获取价格
DS1075Z-80IND	ETC	Oscillator/Divider	获取价格
DS1075Z-80-IND	DALLAS	Clock Generator, 80MHz, CMOS, PDSO8,	获取价格
DS1075Z-80N	MAXIM	Analog Circuit, PDSO8, SOP-8	获取价格
DS1077	DALLAS	EconOscillator/Divider	获取价格