R
XC17V00 Series Configuration PROMs
CEO
Pin Description
DATA[0:7]
Chip Enable Output is connected to the CE input of the next
PROM in the daisy chain. This output is Low when the CE
and OE inputs are both active AND the internal address
counter has been incremented beyond its Terminal Count
(TC) value. CEO returns to High when OE goes inactive or
CE goes High.
The array data value corresponding to the internal address
counter location is output on enabled DATA[0-7] output
pin(s) when CE is active, OE is active, and the internal
address counter has not incremented beyond its Terminal
Count (TC) value. Otherwise, all data pins are in a high
impedance state when CE is inactive, OE is inactive, or the
internal address counter has incremented beyond its
Terminal Count (TC) value.
BUSY (XC17V16 and XC17V08 Only)
Asserting the BUSY input High prevents rising edges on
CLK from incrementing the internal address counter and
maintains current data on the data pins.
The XC17V01, XC17V02, and XC17V04 have only the
single DATA output pin for connection to the FPGA serial
configuration data input pin.
Note: If the BUSY pin is floating, then the programmable option
to internally tie BUSY to an internal pull-down resistor must be set
during device programming.
The XC17V08 and XC17V16 have the D[0-7] output pins.
During device programming, the XC17V08 and XC17V16
must be programmed for use in either serial output mode or
parallel output mode. For XC17V08 and XC17V16 devices
programmed to serial output mode, only the D0 pin is
VPP
Programming voltage. No overshoot above the specified
maximum voltage is permitted on this pin. For normal read
®
enabled for data output to the Virtex series FPGA serial
operation, this pin must be connected to V . Failure to do
CC
configuration data input pin. In serial mode, the D[1-7]
output pins remain in high impedance state and may be
unconnected. For XC17V08 and XC17V16 devices
programmed to parallel output mode, all D[0-7] output pins
are enabled for byte-wide data output to the FPGA
SelectMAP configuration data input pins.
so may lead to unpredictable, temperature-dependent
operation and severe problems in circuit debugging.
Caution! Do not leave VPP floating!
VCC and GND
The DATA/D0 pin is a bidirectional I/O during device
programming.
Positive supply and ground pins.
PROM Pinouts for XC17V16 and XC17V08
CLK
Pins not listed in Table 1 are “no connect.”
Each rising edge on the CLK input increments the internal
address counter, when CE is active, OE is active, the
internal address counter has not incremented past its
Terminal Count (TC) value, and BUSY is Low.
(1)
Table 1: Pinouts for XC17V16 and XC17V08
Pin Name
BUSY
44-pin VQFP (VQ44) 44-pin PLCC (PC44)
24
40
29
42
27
9
30
2
Note: The BUSY condition applies to only the XC17V08 and
XC17V16.
D0
D1
D2
D3
D4
D5
D6
D7
CLK
35
4
RESET/OE
33
15
31
20
25
5
The polarity of this input pin is programmable as either
RESET/OE or OE/RESET. The polarity is set at the time of
device programming. The device default is active-High
RESET, but compatibility with Xilinx FPGAs requires the
polarity to be programmed with an active-Low RESET.
25
14
19
43
When RESET is active, the address counter is held at “0”,
and puts the DATA output in a high-impedance state.
RESET/OE
(OE/RESET)
13
19
CE
CE
15
6, 18, 28, 37, 41
21
21
3, 12, 24, 34, 43
27
When High, this pin holds the internal address counter in
reset, puts the DATA output in a high-impedance state, and
GND
CEO
forces the device into low-I standby mode.
CC
DS073 (v1.12) November 13, 2008
www.xilinx.com
Product Specification
3
5秒后页面跳转
PCF8574资料解读：主要参数分析、引脚说明
AD637数据手册解读：主要特性、引脚及其功能解读、电气参数
ADUM1201资料手册解读：参数分析、引脚说明、应用分析
一文带你了解压敏电阻器在直流电路中的过压保护作用
微信公众号
抖音公众号
浙公网安备 33010502006866号 浙ICP备10014259号-119
营业执照ICP证
数据手册
如果您发现信息不准确，
