5秒后页面跳转
捷配首页

Datasheet > 逻辑 > 解码器/驱动器> DM74LS138N
DM74LS138N PDF预览

DM74LS138N

更新时间： 2024-09-20 23:00:43
品牌 Logo 应用领域
飞兆/仙童 - FAIRCHILD 解码器解复用器
页数 文件大小 规格书
7页 85K
描述
Decoder/Demultiplexer

阅读下载

中文翻译

获取价格

DM74LS138N 技术参数

是否Rohs认证： 不符合生命周期：Obsolete
零件包装代码：DIP包装说明：DIP, DIP16,.3
针数：16Reach Compliance Code：unknown
ECCN代码：EAR99HTS代码：8542.39.00.01
风险等级：5.2其他特性：3 ENABLE INPUTS
系列：LSJESD-30 代码：R-PDIP-T16
JESD-609代码：e0长度：19.305 mm
逻辑集成电路类型：OTHER DECODER/DRIVER最大I（ol）：0.008 A
功能数量：1端子数量：16
最高工作温度：70 °C最低工作温度：
输出极性：INVERTED封装主体材料：PLASTIC/EPOXY
封装代码：DIP封装等效代码：DIP16,.3
封装形状：RECTANGULAR封装形式：IN-LINE
峰值回流温度（摄氏度）：NOT SPECIFIED电源：5 V
最大电源电流（ICC）：10 mAProp。Delay @ Nom-Sup：40 ns
传播延迟（tpd）：40 ns认证状态：Not Qualified
座面最大高度：5.08 mm子类别：Decoder/Drivers
最大供电电压 (Vsup)：5.25 V最小供电电压 (Vsup)：4.75 V
标称供电电压 (Vsup)：5 V表面贴装：NO
技术：TTL温度等级：COMMERCIAL
端子面层：Tin/Lead (Sn/Pb)端子形式：THROUGH-HOLE
端子节距：2.54 mm端子位置：DUAL
处于峰值回流温度下的最长时间：NOT SPECIFIED宽度：7.62 mm
Base Number Matches：1

DM74LS138N 数据手册

 浏览型号DM74LS138N的Datasheet PDF文件第2页浏览型号DM74LS138N的Datasheet PDF文件第3页浏览型号DM74LS138N的Datasheet PDF文件第4页浏览型号DM74LS138N的Datasheet PDF文件第5页浏览型号DM74LS138N的Datasheet PDF文件第6页浏览型号DM74LS138N的Datasheet PDF文件第7页 
August 1986  
Revised March 2000  
DM74LS138 • DM74LS139  
Decoder/Demultiplexer  
General Description  
Features  
These Schottky-clamped circuits are designed to be used  
in high-performance memory-decoding or data-routing  
applications, requiring very short propagation delay times.  
In high-performance memory systems these decoders can  
be used to minimize the effects of system decoding. When  
used with high-speed memories, the delay times of these  
decoders are usually less than the typical access time of  
the memory. This means that the effective system delay  
introduced by the decoder is negligible.  
■ Designed specifically for high speed:  
Memory decoders  
Data transmission systems  
■ DM74LS138 3-to-8-line decoders incorporates 3 enable  
inputs to simplify cascading and/or data reception  
■ DM74LS139 contains two fully independent 2-to-4-line  
decoders/demultiplexers  
■ Schottky clamped for high performance  
■ Typical propagation delay (3 levels of logic)  
DM74LS138 21 ns  
The DM74LS138 decodes one-of-eight lines, based upon  
the conditions at the three binary select inputs and the  
three enable inputs. Two active-low and one active-high  
enable inputs reduce the need for external gates or invert-  
ers when expanding. A 24-line decoder can be imple-  
mented with no external inverters, and a 32-line decoder  
requires only one inverter. An enable input can be used as  
a data input for demultiplexing applications.  
DM74LS139 21 ns  
■ Typical power dissipation  
DM74LS138 32 mW  
DM74LS139 34 mW  
The DM74LS139 comprises two separate two-line-to-four-  
line decoders in a single package. The active-low enable  
input can be used as a data line in demultiplexing applica-  
tions.  
All of these decoders/demultiplexers feature fully buffered  
inputs, presenting only one normalized load to its driving  
circuit. All inputs are clamped with high-performance  
Schottky diodes to suppress line-ringing and simplify sys-  
tem design.  
Ordering Code:  
Order Number Package Number  
Package Description  
DM74LS138M  
DM74LS138SJ  
DM74LS138N  
DM74LS139M  
DM74LS139SJ  
DM74LS139N  
M16A  
M16D  
N16E  
M16A  
M16D  
N16E  
16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow  
16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide  
16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide  
16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow  
16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide  
16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide  
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.  
© 2000 Fairchild Semiconductor Corporation  
DS006391  
www.fairchildsemi.com  
1234567

中文翻译

下载PDF

DM74LS138N 替代型号

型号 品牌 替代类型 描述 数据表
HD74LS138P-E RENESAS

功能相似

 LS SERIES, OTHER DECODER/DRIVER, INVERTED OUTPUT, PDIP16, DP-16
CD74HCT138E TI

功能相似

 High Speed CMOS Logic 3-to-8 Line Decoder/ Demultiplexer Inverting and Non-Inverting

与DM74LS138N相关器件

型号 品牌 获取价格 描述 数据表
DM74LS138N/A+ TI

获取价格

 		IC,DECODER/DEMUX,3-TO-8-LINE,LS-TTL,DIP,16PIN,PLASTIC
DM74LS138N/B+ TI

获取价格

 		IC,DECODER/DEMUX,3-TO-8-LINE,LS-TTL,DIP,16PIN,PLASTIC
DM74LS138SJ FAIRCHILD

获取价格

 		Decoder/Demultiplexer
DM74LS138SJX FAIRCHILD

获取价格

 		3-To-8-Line Demultiplexer
DM74LS138W NSC

获取价格

 		Decoders/Demultiplexers
DM74LS139 NSC

获取价格

 		Decoders/Demultiplexers
DM74LS139E NSC

获取价格

 		Decoders/Demultiplexers
DM74LS139J NSC

获取价格

 		Decoders/Demultiplexers
DM74LS139J/A+ TI

获取价格

 		IC,DECODER/DEMUX,2-TO-4-LINE,LS-TTL,DIP,16PIN,CERAMIC
DM74LS139M FAIRCHILD

获取价格

 		Decoder/Demultiplexer

与DM74LS138N相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证