5秒后页面跳转
DM5490W PDF预览

DM5490W

更新时间: 2024-11-24 22:54:35
品牌 Logo 应用领域
美国国家半导体 - NSC 计数器触发器逻辑集成电路
页数 文件大小 规格书
10页 136K
描述
Decade and Binary Counters

DM5490W 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
包装说明:DFP, FL14,.3Reach Compliance Code:unknown
HTS代码:8542.39.00.01风险等级:5.47
Is Samacsys:N其他特性:DIVIDE BY 2 AND DIVIDE BY 5 FUNCTIONS
计数方向:UP系列:TTL/H/L
JESD-30 代码:R-GDFP-F14JESD-609代码:e0
负载/预设输入:YES逻辑集成电路类型:DECADE COUNTER
最大频率@ Nom-Sup:16000000 Hz最大I(ol):0.016 A
工作模式:ASYNCHRONOUS位数:3
功能数量:2端子数量:14
最高工作温度:125 °C最低工作温度:-55 °C
封装主体材料:CERAMIC, GLASS-SEALED封装代码:DFP
封装等效代码:FL14,.3封装形状:RECTANGULAR
封装形式:FLATPACK峰值回流温度(摄氏度):NOT SPECIFIED
电源:5 V最大电源电流(ICC):42 mA
认证状态:Not Qualified座面最大高度:2.032 mm
子类别:Counters最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):4.5 V标称供电电压 (Vsup):5 V
表面贴装:YES技术:TTL
温度等级:MILITARY端子面层:Tin/Lead (Sn/Pb)
端子形式:FLAT端子节距:1.27 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
触发器类型:NEGATIVE EDGE宽度:6.2865 mm
最小 fmax:32 MHzBase Number Matches:1

DM5490W 数据手册

 浏览型号DM5490W的Datasheet PDF文件第2页浏览型号DM5490W的Datasheet PDF文件第3页浏览型号DM5490W的Datasheet PDF文件第4页浏览型号DM5490W的Datasheet PDF文件第5页浏览型号DM5490W的Datasheet PDF文件第6页浏览型号DM5490W的Datasheet PDF文件第7页 
July 1992  
DM5490/DM7490A, DM7493A  
Decade and Binary Counters  
General Description  
Each of these monolithic counters contains four master-  
slave flip-flops and additional gating to provide a divide-by-  
two counter and a three-stage binary counter for which the  
count cycle length is divide-by-five for the 90A and divide-  
by-eight for the 93A.  
described in the appropriate truth table. A symmetrical di-  
vide-by-ten count can be obtained from the 90A counters by  
connecting the Q output to the A input and applying the  
D
input count to the B input which gives a divide-by-ten square  
wave at output Q .  
A
All of these counters have a gated zero reset and the 90A  
also has gated set-to-nine inputs for use in BCD nine’s com-  
plement applications.  
Features  
Y
Typical power dissipation  
145 mW  
130 mW  
Ð 90A  
Ð 93A  
To use their maximum count length (decade or four-bit bina-  
ry), the B input is connected to the Q output. The input  
A
count pulses are applied to input A and the outputs are as  
Y
Count frequency 42 MHz  
Connection Diagrams  
Dual-In-Line Package  
TL/F/6533–1  
Order Number DM5490J, DM5490W or DM7490AN  
See NS Package Number J14A, N14A or W14B  
Dual-In-Line Package  
TL/F/6533–2  
Order Number DM7493AN  
See NS Package Number N14A  
C
1995 National Semiconductor Corporation  
TL/F/6533  
RRD-B30M105/Printed in U. S. A.  

与DM5490W相关器件

型号 品牌 获取价格 描述 数据表
DM5490W/883 NSC

获取价格

IC,COUNTER,UP,DECADE,STD-TTL,FP,14PIN,CERAMIC
DM5491AJ NSC

获取价格

IC,SHIFT REGISTER,STD-TTL,DIP,14PIN,CERAMIC
DM5491AJ/883 TI

获取价格

IC,SHIFT REGISTER,STD-TTL,DIP,14PIN,CERAMIC
DM5491AJ/883B TI

获取价格

IC,SHIFT REGISTER,STD-TTL,DIP,14PIN,CERAMIC
DM5491AJ/883C TI

获取价格

IC,SHIFT REGISTER,STD-TTL,DIP,14PIN,CERAMIC
DM5491J ROCHESTER

获取价格

Serial In Serial Out
DM5491J TI

获取价格

IC,SHIFT REGISTER,STD-TTL,DIP,14PIN,CERAMIC
DM5491W TI

获取价格

IC,SHIFT REGISTER,STD-TTL,FP,14PIN,CERAMIC
DM5491W ROCHESTER

获取价格

Serial In Serial Out
DM5491W/883 TI

获取价格

IC,SHIFT REGISTER,STD-TTL,FP,14PIN,CERAMIC