5秒后页面跳转
DM54161W/883 PDF预览

DM54161W/883

更新时间: 2024-11-15 20:04:59
品牌 Logo 应用领域
美国国家半导体 - NSC 逻辑集成电路触发器
页数 文件大小 规格书
10页 175K
描述
IC TTL/H/L SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT UP BINARY COUNTER, CDFP16, CERPACK-16, Counter

DM54161W/883 技术参数

是否Rohs认证:不符合生命周期:Obsolete
包装说明:CERPACK-16Reach Compliance Code:unknown
HTS代码:8542.39.00.01风险等级:5.46
Is Samacsys:N计数方向:UP
系列:TTL/H/LJESD-30 代码:R-GDFP-F16
JESD-609代码:e0长度:9.6645 mm
负载/预设输入:YES逻辑集成电路类型:BINARY COUNTER
最大频率@ Nom-Sup:25000000 Hz最大I(ol):0.016 A
工作模式:SYNCHRONOUS位数:4
功能数量:1端子数量:16
最高工作温度:125 °C最低工作温度:-55 °C
封装主体材料:CERAMIC, GLASS-SEALED封装代码:DFP
封装等效代码:FL16,.3封装形状:RECTANGULAR
封装形式:FLATPACK峰值回流温度(摄氏度):NOT SPECIFIED
电源:5 V最大电源电流(ICC):91 mA
传播延迟(tpd):29 ns认证状态:Not Qualified
筛选级别:38535Q/M;38534H;883B座面最大高度:2.032 mm
子类别:Counters最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):4.5 V标称供电电压 (Vsup):5 V
表面贴装:YES技术:TTL
温度等级:MILITARY端子面层:Tin/Lead (Sn/Pb)
端子形式:FLAT端子节距:1.27 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
触发器类型:POSITIVE EDGE宽度:6.604 mm
最小 fmax:25 MHzBase Number Matches:1

DM54161W/883 数据手册

 浏览型号DM54161W/883的Datasheet PDF文件第2页浏览型号DM54161W/883的Datasheet PDF文件第3页浏览型号DM54161W/883的Datasheet PDF文件第4页浏览型号DM54161W/883的Datasheet PDF文件第5页浏览型号DM54161W/883的Datasheet PDF文件第6页浏览型号DM54161W/883的Datasheet PDF文件第7页 
October 1992  
DM54161/DM74161/DM74163  
Synchronous 4-Bit Counters  
General Description  
These synchronous, presettable counters feature an inter-  
nal carry look-ahead for application in high-speed counting  
designs. The 161 and 163 are 4-bit binary counters. The  
carry output is decoded by means of a NOR gate, thus pre-  
venting spikes during the normal counting mode of opera-  
tion. Synchronous operation is provided by having all flip-  
flops clocked simultaneously so that the outputs change co-  
incident with each other when so instructed by the count-  
enable inputs and internal gating. This mode of operation  
eliminates the output counting spikes which are normally  
associated with asynchronous (ripple clock) counters. A  
buffered clock input triggers the four flip-flops on the rising  
(positive-going) edge of the clock input waveform.  
external NAND gate. The gate output is connected to the  
clear input to synchronously clear the counter to all low out-  
puts. Low-to-high transitions at the clear input of the 163 are  
also permissible, regardless of the logic levels on the clock,  
enable, or load inputs.  
The carry look-ahead circuitry provides for cascading coun-  
ters for n-bit synchronous applications without additional  
gating. Instrumental in accomplishing this function are two  
count-enable inputs and a ripple carry output. Both count-  
enable inputs (P and T) must be high to count, and input T is  
fed forward to enable the ripple carry output. The ripple car-  
ry output thus enabled will produce a high-level output pulse  
with a duration approximately equal to the high-level portion  
These counters are fully programmable; that is, the outputs  
may be preset to either level. As presetting is synchronous,  
setting up a low level at the load input disables the counter  
and causes the outputs to agree with the setup data after  
the next clock pulse, regardless of the levels of the enable  
input. The clear function for the 161 is asynchronous; and a  
low level at the clear input sets all four of the flip-flop out-  
puts low, regardless of the levels of clock, load, or enable  
inputs. The clear function for the 163 is synchronous; and a  
low level at the clear input sets all four of the flip-flop out-  
puts low after the next clock pulse, regardless of the levels  
of the enable inputs. This synchronous clear allows the  
count length to be modified easily, as decoding the maxi-  
mum count desired can be accomplished with one  
of the Q output. This high-level overflow ripple carry pulse  
A
can be used to enable successive cascaded stages. High-  
to-low-level transitions at the enable P or T inputs of the 161  
through 163 may occur, regardless of the logic level on the  
clock.  
Features  
Y
Synchronously programmable  
Y
Internal look-ahead for fast counting  
Y
Carry output for n-bit cascading  
Y
Synchronous counting  
Y
Load control line  
Y
Diode-clamped inputs  
Connection Diagram  
Dual-In-Line Package  
TL/F/6551–1  
Order Number DM54161J, DM54161W,  
DM74161N or DM74163N  
See NS Package Number J16A, N16E or W16A  
C
1995 National Semiconductor Corporation  
TL/F/6551  
RRD-B30M105/Printed in U. S. A.  

与DM54161W/883相关器件

型号 品牌 获取价格 描述 数据表
DM54162AJ ROCHESTER

获取价格

Decade Counter,
DM54162AW ROCHESTER

获取价格

Decade Counter,
DM54163A NSC

获取价格

SYNCHRONOUS 4-BIT COUNTERS
DM54163AJ NSC

获取价格

Synchronous 4-Bit Counters
DM54163AJ/883 ETC

获取价格

Synchronous Up Counter
DM54163AJ/883B TI

获取价格

IC,COUNTER,UP,4-BIT BINARY,STD-TTL,DIP,16PIN,CERAMIC
DM54163AW NSC

获取价格

Synchronous 4-Bit Counters
DM54163AW/883 ETC

获取价格

Synchronous Up Counter
DM54163AW/883B TI

获取价格

IC,COUNTER,UP,4-BIT BINARY,STD-TTL,FP,16PIN,CERAMIC
DM54163AW/883C TI

获取价格

IC,COUNTER,UP,4-BIT BINARY,STD-TTL,FP,16PIN,CERAMIC