DAC81408, DAC71408, DAC61408
www.ti.com.cn
ZHCSIG8A –JULY 2018–REVISED NOVEMBER 2018
7.5 Electrical Characteristics
all minimum/maximum specifications at TA = -40℃ to +125℃ and all typical specifications at TA = 25℃, VCC = 9 V to 41.5 V,
VSS = -21.5 V to 0 V, VDD = VAA = 4.5 V to 5.5 V, VREFIN = 2.5 V, VIO = 1.7 V to 5.5 V, DAC outputs unloaded, Digital inputs at
VIO or GND (unless otherwise noted)
PARAMETER
STATIC PERFORMANCE(1)
Resolution
TEST CONDITIONS
MIN
TYP
MAX UNIT
16
-1
Bits
All ranges, except 0 to 40 V and ±2.5 V
0 to 40 V and ±2.5 V range
±0.5
±1
1
2
1
LSB
LSB
LSB
Bits
DAC81408
Integral nonlinearity (INL)
-2
Differential nonlinearity (DNL) Specified 16-bit monotonic
-1
±0.5
Resolution
14
DAC71408
Integral nonlinearity (INL)
All ranges
-1
±0.5
±0.5
1
1
LSB
LSB
Bits
Differential nonlinearity (DNL) Specified 14-bit monotonic
Resolution
-1
12
DAC61408
TUE
Integral nonlinearity (INL)
All ranges
-1
±0.5
±0.5
1
1
LSB
LSB
Differential nonlinearity (DNL) Specified 12-bit monotonic
-1
All ranges, except ±2.5 V
Total unadjusted error
-0.1
-0.2
-0.03
0
±0.01
±0.02
±0.015
0.04
0.1
0.2
%FSR
±2.5 V range
Unipolar offset error
Unipolar zero-code error
Bipolar zero error
All unipolar ranges
All unipolar ranges
All bipolar ranges
All ranges
0.03 %FSR
0.1 %FSR
0.2 %FSR
0.2 %FSR
-0.2
-0.2
-0.1
-0.2
±0.02
±0.075
±0.02
±0.02
Full-scale error
All ranges, except ±2.5 V
±2.5 V range
0.1
Gain error
%FSR
0.2
ppm of
FSR/°C
Unipolar offset error drift
Bipolar zero error drift
Gain error drift
All unipolar ranges
All bipolar ranges
All ranges
±2
±2
±2
5
ppm of
FSR/°C
ppm of
FSR/°C
ppm of
FSR
Output voltage drift over time TA = 40°C, Full-scale code, 1900 hours
DIFFERENTIAL MODE PERFORMANCE(1)
All ranges
-0.1
-0.2
-0.1
±0.01
±0.02
±0.01
0.1
TUE
Total unadjusted error
Common mode error
%FSR
0.2
±2.5 V range
All bipolar ranges. Midscale code
0.1 %FSR
OUTPUT CHARACTERISTICS
to VSS and VCC
(-10 mA ≤ IOUT ≤ 10 mA)
1
Output voltage headroom
V
to VSS and VCC
(-15 mA ≤ IOUT ≤ 15 mA)
1.5
Full-scale output shorted to VSS
Zero-scale output shorted to VCC
Midscale code, -15 mA ≤ IOUT ≤ 15 mA
RLOAD = open
40
40
70
Short circuit current(2)
mA
Load regulation
Maximum capacitive load(3)
μV/mA
0
1
nF
Midscale code
0.05
40
DC output impedance
Ω
Full-scale code
(1) End point fit between codes. 16-bit: Code 256 to 65280, 14-bit: Code 128 to 16256, 12-bit: Code 32 to 4064.
(2) Temporary overload condition protection. Junction temperature can be exceeded during current limit. Operation above the specified
maximum junction temperature may impair device reliability.
(3) Specified by design and characterization, not production tested.
Copyright © 2018, Texas Instruments Incorporated
7