Datasheet > 暂无类别数据> CYK128K16SCCBU-55BVI

CYK128K16SCCBU-55BVI

更新时间： 2024-02-28 05:38:21

阅读下载

获取价格

如果您发现信息不准确，欢迎纠错

CYK128K16SCCBU-55BVI 数据手册

CYK128K16SCCB

Switching Waveforms (continued)

Write Cycle No. 1(WE Controlled)^{[13, 14, 17, 18, 19]}

ADDRESS

SCE

CE₂

PWE

BHE BLE

t_HD

VALIDDATA

DATAI /O

DON’T CARE

HZOE

Write Cycle 2 (CE₁or CE₂Controlled)^{[13, 14, 17, 18, 19]}

t_WC

ADDRESS

CE₁

t_SCE

t_SA

t_AW

t_HA

t_PWE

t_BW

BHE/BLE

t_HD

t_SD

VALID DATA

DATA I/O

DON’T CARE

t_HZOE

Notes:

17. Data I/O is high impedance if OE > V

18. If Chip Enable goes INACTIVE simultaneously with WE = HIGH, the output remains in a high-impedance state.

19. During the DON’T CARE period in the DATA I/O waveform, the I/Os are in output state and input signals should not be applied.

Document #: 38-05525 Rev. *F

Page 6 of 10

1...3 4 567 8 9 10

下载PDF

型号	品牌	描述	获取价格	数据表
CYK128K16SCCBU-55BVXI	CYPRESS	Pseudo Static RAM, 128KX16, 55ns, CMOS, PBGA48, 6 X 8 MM, 1 MM HEIGHT, VFBGA-48	获取价格
CYK128K16SCCBU-70BVI	CYPRESS	2-Mbit (128K x 16) Pseudo Static RAM	获取价格
CYK128K16SCCBU-70BVXI	CYPRESS	Pseudo Static RAM, 128KX16, 70ns, CMOS, PBGA48, 6 X 8 MM, 1 MM HEIGHT, VFBGA-48	获取价格
CYK-16R-21G	MERRIMAC	DIRECTIONAL COUPLERS	获取价格
CYK256K16MCB-70BVXI	CYPRESS	Pseudo Static RAM, 256KX16, 70ns, CMOS, PBGA48, 6 X 8 MM, 1 MM HEIGHT, LEAD FREE, VFBGA-48	获取价格
CYK256K16MCBU-55BVXI	CYPRESS	4-Mbit (256K x 16) Pseudo Static RAM	获取价格