r e s t r i c t e d
CY8C41xx
Automotive PSoC™ 4: PSoC™ 4100S family
Based on Arm® Cortex®-M0+ CPU
Functional description
PSoC™ 4 is a scalable and reconfigurable platform architecture for a family of programmable embedded system
controllers with an Arm® Cortex®-M0+ CPU, while being AEC-Q100 compliant. It combines programmable and
reconfigurable analog and digital blocks with flexible automatic routing. The PSoC™ 4100S product family is a
member of the PSoC™ 4 platform architecture. It is a combination of a microcontroller with standard
communication and timing peripherals, a capacitive touch-sensing system (CAPSENSE™) with best-in-class
performance, programmable general-purpose continuous-time and switched-capacitor analog blocks, and
programmable connectivity. PSoC™ 4100S products will be upward compatible with members of the PSoC™ 4
platform for new applications and design needs.
Features
• Automotive Electronics Council (AEC) AEC-Q100 Qualified
• 32-bit MCU subsystem
- 48-MHz Arm® Cortex®-M0+ CPU
- Up to 64 KB of flash with read accelerator
- Up to 8 KB of SRAM
• Programmable analog
- Two opamps with reconfigurable high-drive external and high-bandwidth internal drive and Comparator
modes and ADC input buffering capability. Opamps can operate in Deep Sleep low-power mode.
- 12-bit 1-Msps SAR ADC with differential and single-ended modes, and channel sequencer with signal averaging
- Single-slope 10-bit ADC function provided by a capacitance sensing block
- Two current DACs (IDACs) for general-purpose or capacitive sensing applications on any pin
- Two low-power comparators that operate in Deep Sleep low-power mode
• Programmable digital
- Programmable logic blocks allowing Boolean operations to be performed on port inputs and outputs
• Low-power 1.71-V to 5.5-V operation
- Deep Sleep mode with operational analog and 2.5-µA digital system current
• Capacitive sensing
- Capacitive sigma-delta (CSD) provides best-in-class signal-to-noise ratio (SNR) (>5:1) and water tolerance
- Infineon-supplied software component makes capacitive sensing design easy
- Automatic hardware tuning (SmartSense)
• LCD drive capability
- LCD segment drive capability on GPIOs
• Serial communication
- Three independent run-time reconfigurable serial communication blocks (SCBs) with re-configurable I2C, SPI,
UART, or LIN slave functionality
• Timing and pulse-width modulation
- Five 16-bit timer/counter/pulse-width modulator (TCPWM) blocks
- Center-aligned, edge, and pseudo-random modes
- Comparator-based triggering of Kill signals for motor drive and other high-reliability digital logic applications
• Up to 38 programmable GPIO pins
- 24-pin QFN, 28-pin SSOP, 40-pin QFN, and 48-pin QFN packages
- Any GPIO pin can be CapSense, analog, or digital
- Drive modes, strengths, and slew rates are programmable
Datasheet
www.infineon.com
Please read the Important Notice and Warnings at the end of this document
page 1
002-15106 Rev. *J
2023-02-21