5秒后页面跳转
捷配首页

Datasheet > CY8C20334-12LKXIT
CY8C20334-12LKXIT PDF预览

CY8C20334-12LKXIT

更新时间： 2024-11-24 19:45:59
品牌 Logo 应用领域
赛普拉斯 - CYPRESS 时钟微控制器
页数 文件大小 规格书
32页 378K
描述
Multifunction Peripheral, CMOS, 4 X 4 MM, 0.60 MM HEIGHT, LEAD FREE, MO-220, QFN-16

阅读下载

中文翻译

获取价格

CY8C20334-12LKXIT 技术参数

是否无铅： 不含铅是否Rohs认证： 符合
生命周期：Active零件包装代码：QFN
包装说明：HVQCCN, LCC24,.16SQ,20针数：16
Reach Compliance Code：compliantHTS代码：8542.39.00.01
风险等级：5.74地址总线宽度：
位大小：8边界扫描：NO
总线兼容性：USBCPU系列：M8C
最大时钟频率：12 MHz外部数据总线宽度：
JESD-30 代码：S-XQCC-N24JESD-609代码：e3
长度：4 mm湿度敏感等级：3
端子数量：24最高工作温度：85 °C
最低工作温度：-40 °C封装主体材料：UNSPECIFIED
封装代码：HVQCCN封装等效代码：LCC24,.16SQ,20
封装形状：SQUARE封装形式：CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
峰值回流温度（摄氏度）：260电源：2.7/5 V
认证状态：Not QualifiedRAM（字节）：512
RAM（字数）：512ROM（单词）：8192
ROM可编程性：FLASH座面最大高度：0.6 mm
速度：12 MHz子类别：Microcontrollers
最大压摆率：2.5 mA最大供电电压：5.25 V
最小供电电压：2.4 V标称供电电压：3 V
表面贴装：YES技术：CMOS
温度等级：INDUSTRIAL端子面层：Matte Tin (Sn)
端子形式：NO LEAD端子节距：0.5 mm
端子位置：QUAD处于峰值回流温度下的最长时间：20
宽度：4 mmBase Number Matches：1

CY8C20334-12LKXIT 数据手册

 浏览型号CY8C20334-12LKXIT的Datasheet PDF文件第2页浏览型号CY8C20334-12LKXIT的Datasheet PDF文件第3页浏览型号CY8C20334-12LKXIT的Datasheet PDF文件第4页浏览型号CY8C20334-12LKXIT的Datasheet PDF文件第5页浏览型号CY8C20334-12LKXIT的Datasheet PDF文件第6页浏览型号CY8C20334-12LKXIT的Datasheet PDF文件第7页 
PSoC® Mixed-Signal Array  
Final Data Sheet  
CY8C20234  
CY8C20334 and CY8C20434  
Features  
■
Low Power CapSense Block  
■
Complete Development Tools  
■
■
Versatile Analog Mux  
❐
❐
Configurable Capacitive Sensing Elements  
❐
❐
Free Development Tool (PSoC Designer™)  
❐
❐
❐
❐
Common Internal Analog Bus  
Supports Combination of CapSense Buttons,  
Sliders, Touchpads and Proximity Sensors  
Full-Featured, In-Circuit Emulator and  
Programmer  
Simultaneous Connection of IO Combinations  
Comparator Noise Immunity  
❐
❐
❐
Full Speed Emulation  
■
Powerful Harvard Architecture Processor  
Low-Dropout Voltage Regulator for the Analog  
Array  
Complex Breakpoint Structure  
128K Trace Memory  
❐
❐
❐
❐
M8C Processor Speeds Running up to 12 MHz  
Low Power at High Speed  
Additional System Resources  
❐
Configurable Communication Speeds  
-- I2C: Selectable to 50 kHz, 100 kHz or  
400 kHz  
-- SPI : Configurable between 46.9 kHz and  
3 MHz  
■
■
Precision, Programmable Clocking  
2.4V to 5.25V Operating Voltage  
Industrial Temperature Range:  
-40°C to +85°C  
❐
❐
Internal ±5.0% 6/12 MHz Main Oscillator  
Internal Low Speed Oscillator at 32 kHz for  
Watchdog and Sleep  
■
Flexible On-Chip Memory  
2
Programmable Pin Configurations  
❐
8K Flash Program Storage  
50,000 Erase/Write Cycles  
❐
❐
❐
❐
❐
I C™ Slave  
❐
Pull Up, High Z, Open Drain, CMOS Drive  
Modes on All GPIO  
SPI Master and SPI Slave  
Watchdog and Sleep Timers  
Internal Voltage Reference  
Integrated Supervisory Circuit  
❐
❐
❐
❐
❐
512 Bytes SRAM Data Storage  
Partial Flash Updates  
❐
❐
❐
Up to 28 Analog Inputs on GPIO  
Configurable Inputs on All GPIO  
Flexible Protection Modes  
Interrupt Controller  
Selectable, Regulated Digital IO on Port 1  
-- 3.0V, 20 mA Total Port 1 Source Current  
-- 5 mA Strong Drive Mode on Port 1  
In-System Serial Programming (ISSP)  
PSoC® Functional Overview  
The PSoC family consists of many Mixed-Signal Array with On-  
Chip Controller devices. These devices are designed to replace  
multiple traditional MCU-based system components with one,  
low cost single-chip programmable component. A PSoC device  
includes configurable analog and digital blocks, as well as pro-  
grammable interconnect. This architecture allows the user to  
create customized peripheral configurations, to match the  
requirements of each individual application. Additionally, a fast  
CPU, Flash program memory, SRAM data memory, and config-  
urable IO are included in a range of convenient pinouts.  
The PSoC architecture for this device family, as illustrated on  
the left, is comprised of three main areas: the Core, the System  
Resources, and the CapSense Analog System. A common, ver-  
satile bus allows connection between IO and the analog sys-  
tem. Each CY8C20x34 PSoC device includes a dedicated  
CapSense block that provides sensing and scanning control cir-  
cuitry for capacitive sensing applications. Depending on the  
PSoC package, up to 28 general purpose IO (GPIO) are also  
included. The GPIO provide access to the MCU and analog  
mux.  
September 18, 2006 © Cypress Semiconductor Corp. 2005-2006 — Document No. 001-05356 Rev. *B  
1
1234567...32

中文翻译

下载PDF

与CY8C20334-12LKXIT相关器件

型号 品牌 获取价格 描述 数据表
CY8C20334-12LQXI CYPRESS

获取价格

 		PSoC㈢ Mixed-Signal Array
CY8C20334-12LQXIT CYPRESS

获取价格

 		PSoC Programmable System-0n-Chip
CY8C20336-24LQXI CYPRESS

获取价格

 		CapSense Applications
CY8C20336-24LQXI ROCHESTER

获取价格

 		MULTIFUNCTION PERIPHERAL, QCC24, 4 X 4 MM, 0.60 MM HEIGHT, MO-248, QFN-24
CY8C20336-24LQXIT CYPRESS

获取价格

 		CapSense Applications
CY8C20336A-24LQXI CYPRESS

获取价格

 		CapSense Applications
CY8C20336A-24LQXI INFINEON

获取价格

 		CY8C20xx6A
CY8C20336A-24LQXIT CYPRESS

获取价格

 		CapSense Applications
CY8C20336A-24LQXIT INFINEON

获取价格

 		CY8C20xx6A
CY8C20336AN-24LQXI CYPRESS

获取价格

 		1.8 V Programmable CapSense® Controller with

与CY8C20334-12LKXIT相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证