5秒后页面跳转
捷配首页

Datasheet > 存储 > FIFO> CY7C4225-15AXC
CY7C4225-15AXC PDF预览

CY7C4225-15AXC

更新时间： 2024-02-13 10:15:09
品牌 Logo 应用领域
赛普拉斯 - CYPRESS 先进先出芯片
页数 文件大小 规格书
25页 689K
描述
256/512/1K/4K x 18 Synchronous FIFOs

阅读下载

获取价格

CY7C4225-15AXC 技术参数

生命周期：Obsolete零件包装代码：LCC
包装说明：QCCJ,针数：68
Reach Compliance Code：unknownECCN代码：EAR99
HTS代码：8542.32.00.71风险等级：5.49
最长访问时间：10 ns其他特性：RETRANSMIT
周期时间：15 nsJESD-30 代码：S-PQCC-J68
长度：24.2316 mm内存密度：18432 bit
内存宽度：18功能数量：1
端子数量：68字数：1024 words
字数代码：1000工作模式：SYNCHRONOUS
最高工作温度：85 °C最低工作温度：-40 °C
组织：1KX18输出特性：3-STATE
可输出：YES封装主体材料：PLASTIC/EPOXY
封装代码：QCCJ封装形状：SQUARE
封装形式：CHIP CARRIER并行/串行：PARALLEL
认证状态：Not Qualified座面最大高度：5.08 mm
最大供电电压 (Vsup)：5.5 V最小供电电压 (Vsup)：4.5 V
标称供电电压 (Vsup)：5 V表面贴装：YES
技术：CMOS温度等级：INDUSTRIAL
端子形式：J BEND端子节距：1.27 mm
端子位置：QUAD宽度：24.2316 mm
Base Number Matches：1

CY7C4225-15AXC 数据手册

 浏览型号CY7C4225-15AXC的Datasheet PDF文件第4页浏览型号CY7C4225-15AXC的Datasheet PDF文件第5页浏览型号CY7C4225-15AXC的Datasheet PDF文件第6页浏览型号CY7C4225-15AXC的Datasheet PDF文件第8页浏览型号CY7C4225-15AXC的Datasheet PDF文件第9页浏览型号CY7C4225-15AXC的Datasheet PDF文件第10页 
CY7C4205/CY7C4215  
CY7C4225/CY7C4245  
that the FIFO is either Almost Full or Almost Empty. See Table 2  
for a description of programmable flags.  
Flag Operation  
The CY7C42X5 devices provide five flag pins to indicate the  
condition of the FIFO contents. Empty and Full are synchronous.  
When the SMODE pin is tied LOW, the PAF flag signal transition  
is caused by the rising edge of the write clock and the PAE flag  
transition is caused by the rising edge of the read clock.  
PAE and PAF are synchronous if VCC/SMODE is tied to VSS  
.
Full Flag  
Retransmit  
The Full Flag (FF) will go LOW when device is Full. Write  
operations are inhibited whenever FF is LOW regardless of the  
state of WEN. FF is synchronized to WCLK, i.e., it is exclusively  
updated by each rising edge of WCLK.  
The retransmit feature is beneficial when transferring packets of  
data. It enables the receipt of data to be acknowledged by the  
receiver and retransmitted if necessary.  
The Retransmit (RT) input is active in the standalone and width  
expansion modes. The retransmit feature is intended for use  
when a number of writes equal to or less than the depth of the  
FIFO have occurred since the last RS cycle. A HIGH pulse on  
RT resets the internal read pointer to the first physical location of  
the FIFO. WCLK and RCLK may be free running but must be  
disabled during and tRTR after the retransmit pulse. With every  
valid read cycle after retransmit, previously accessed data is  
read and the read pointer is incremented until it is equal to the  
write pointer. Flags are governed by the relative locations of the  
read and write pointers and are updated during a retransmit  
cycle. Data written to the FIFO after activation of RT are  
transmitted also.  
Empty Flag  
The Empty Flag (EF) will go LOW when the device is empty.  
Read operations are inhibited whenever EF is LOW, regardless  
of the state of REN. EF is synchronized to RCLK, i.e., it is  
exclusively updated by each rising edge of RCLK.  
Programmable Almost Empty/Almost Full Flag  
The CY7C42X5 features programmable Almost Empty and  
Almost Full Flags. Each flag can be programmed (described in  
the Programming section) a specific distance from the  
corresponding boundary flags (Empty or Full). When the FIFO  
contains the number of words or fewer for which the flags have  
been programmed, the PAF or PAE will be asserted, signifying  
The full depth of the FIFO can be repeatedly retransmitted.  
Table 2. Flag Truth Table  
Number of Words in FIFO  
CY7C4205 - 256 x 18  
CY7C4215 - 512 x 18  
FF  
H
H
H
H
H
L
PAF  
H
HF  
H
H
H
L
PAE  
L
EF  
L
0
0
1 to n[2]  
1 to n[2]  
H
L
H
H
H
H
H
(n + 1) to 128  
129 to (256 (m + 1))  
(256 m)[] to 255  
256  
(n + 1) to 256  
257 to (512 (m + 1))  
(512 m)[] to 511  
512  
H
H
H
H
L
L
H
L
L
H
Number of Words in FIFO  
CY7C4225 - 1K x 18 CY7C4245 - 4K x 18  
FF  
H
H
H
H
H
L
PAF  
H
HF  
H
H
H
L
PAE  
L
EF  
L
0
0
1 to n[2]  
1 to n[2]  
H
L
H
H
H
H
H
(n + 1) to 512  
513 to (1024 (m + 1))  
(1024 m)[3] to 1023  
1024  
(n + 1) to 2048  
2049 to (4096 (m + 1))  
(4096 m)[3] to 4095  
4096  
H
H
H
H
L
L
H
L
L
H
Notes  
2. n = Empty Offset (Default Values: CY7C4205 n = 31, CY7C4215 n = 63, CY7C4225/CY7C4245 n = 127).  
3. m = Full Offset (Default Values: CY7C4205 n = 31, CY7C4215 n = 63, CY7C4225/CY7C4245 n = 127).  
Document Number: 001-45652 Rev. *B  
Page 7 of 25  
[+] Feedback  
1...45678910...25

下载PDF

与CY7C4225-15AXC相关器件

型号 品牌 描述 获取价格 数据表
CY7C4225-15AXCT CYPRESS FIFO, 1KX18, 10ns, Synchronous, CMOS, PQFP64, 14 X 14 MM, LEAD FREE, PLASTIC, TQFP-64

获取价格
CY7C4225-15JC CYPRESS 64/256/512/1K/2K/4K x18 Low-Voltage Synchronous FIFOs

获取价格
CY7C4225-15JCT CYPRESS FIFO, 1KX18, 10ns, Synchronous, CMOS, PQCC68, PLASTIC, LCC-68

获取价格
CY7C4225-15JI CYPRESS 64/256/512/1K/2K/4K x18 Low-Voltage Synchronous FIFOs

获取价格
CY7C4225-15JIR CYPRESS FIFO, 1KX18, Synchronous, CMOS, PQCC68, PLASTIC, LCC-68

获取价格
CY7C4225-15JIT CYPRESS FIFO, 1KX18, 10ns, Synchronous, CMOS, PQCC68, PLASTIC, LCC-68

获取价格

与CY7C4225-15AXC相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证